

# INTERNAL REPORT

## DELAY DPC SYSTEM FOR THE MARK III CORRELATOR (Prepared by Anish Roshi. D, Dt: 31-10-1996)

### **Preface**

This report is prepared based on the work I have done on the DELAY:DPC system for the Mark III correlator from 1st August 1996 to 31st October 1996. The system was designed by Alka Dikshith and Abhijit Datta. My work was to debug the system and make it stable. In this report I have also included the informations received from Markandaylu about the system.

The schematics of the DPC and Delay circuit attached here should be taken as the closest approximation to the implemented circuit. This is because we have found that at least at two places in the DPCard the old schematic do not match with the implemented circuit. These schematics are also not completely free of ERC errors.

The Mark III correlator is an eight antenna, single side band, dual polarization correlator. It requires 4 DP Cards and 8 delay cards for compensating the delay suffered by the signal coming from different antennas due to geometric path difference. Since 5 DP Cards and 10 delay cards form a "bin" we decided to integrate one such "bin". The 2 channels of each delay card are used for the two polarizations.

### **About DSTAINIT\ and DINIT\ control signals :**

The system described here operates with a single clock of frequency 32 MHz. There are two important control signals for the entire correlator system for synchronizing various parts. They, as referred to the delay system, are (1) DSTAINIT\ with a period of 66.048 ms ( $\equiv 4096 \times 516 \times 32$  MHz clock period) and width 1 clk period; (2) DINIT\ with a period of 16.125  $\mu$ s ( $516 \times 32$  MHz clock period) and width of 1 clk period. (Note: In the final system only the sampler, DPC and the write section of the delay card operates at 32 MHz and the rest of the system works at 32.25 MHz. The control signals are generated in the final system from 32.25 MHz and hence the periodicity of DSTAINIT\ and DINIT\ will be 64 ms and 16  $\mu$ s respectively.) The labels representing these two control signals are used extensively in this report. For understanding the significance of other labels used here please refer to the schematics.

### **Present Status of the system :**

Both channels of 9 delay cards are functioning. The test done by switching the delay between two values every DSTAINIT\ period, which is monitored for nearly 15 hours, is found to be stable. We have found that there are pick-ups in the data lines of the cards far (in position in the bin) from the control card when the test data is in logic state 0. A test conducted by connecting a dc motor to the same power supply to which the system is connected shows that there can be spurious interrupts generated in the control card DSP.

### **The following tests have been done on the DLYDPC systems :**

(1) A test pattern is loaded into the 2048 location of the test data RAM (This RAM is in the delay control card.) such that a pattern of the form 1,2,4,f and zeros elsewhere appears at the output of the delay card (4 bits). The application program, dlyapp.dsp, is executed in the 2105 DSP. This software updates the read address counter in the delay card by incrementing by 258 ( $516/2$ ) every DINIT\ interrupt (ISR - DLYFFT.DSP). This ensures a continuous read out of the data from the DPRAM. At the DSTAINIT\ interrupt (ISR - DLYSTA.DSP) a new set of delay values is loaded. In this test delay values are toggled between zero delay and a gradient of 0 to 18 32 MHz clock period. The output of four delay cards has been monitored using Lecroy DSO in persistence mode. The delays are found to be toggling between the expected values (monitored for nearly 15 hrs). However we found that there are pickups in some of the delay card outputs.

(2) The above test has been repeated with a square wave test pattern (1010, 0101, 1010, ...) of period 2  $\mu$ s. This test pattern brings out the coupling between the bits. We found that the output pattern is toggling between the expected delay values (monitored for more than 15 hrs).

(3) While conducting test 1 & 2 we have changed the electrical environment like switching on tube lights, PC etc. to see their effect on the system. We haven't measure any change in the

output of the system within the trigger time of the oscilloscope.

### **The following tests should be done before shifting the system to Khodad :**

Connect data (pattern with different rate of bit toggling) at the "normal" DPC input and check the pick-ups at the delay card output. This has to be done because the data passes through the ECL-to-TTL converters, which can produce high ground bounces.

Reliability of delay loading (every  $\sim 16 \mu s$ ) from the DSP and how bad is the noise pick-up in the interrupt lines of DSP. The noise pick-up in interrupt lines can interrupt the DSP because the interrupts are edge sensitive. The clock for DSP is generated from an independent source and therefore in the present system the interrupting cannot be made width sensitive.

### **Features supported by the present system :**

(All the features are not been tested completely.)

The write address counter is cleared every  $DSTAINIT\backslash$  cycle. The 16 MHz clock (ADRINC & ODDCLK), used for incrementing the address counter and the latching the data, is also "phased" every  $DSTAINIT\backslash$  cycle (see timing diag 3).

The 16 MHz read clock (CNTLSB) used for loading the delay value is "phased" every  $DINIT\backslash$  cycle.

The design of the clearing of the write address counter every  $DSTAINIT\backslash$  cycle is such that it clears for lower frequency operation also (.i.e for 16, 8, 4 etc MHz, which is used when the bandwidth is less than 16 MHz). (*Tested only in one set of cards.*)

The power reading circuit in the DPCard 01 has been modified to get a stable reading. Right now power values from channel 0 is only available because of the shortage of free latches in the card. (*More tests have to be done.*)

The Walsh bits are wired to the back panel. Before connecting the walsh bits externally one should lift the latch IC pins, to which it is presently connected, from the base. (*Tested only in one set of cards.*)

The mode bit is also connected to the back panel. This can be used for masking the data by suitably modify the 6to4 bit look-up EPROM. (*Tested only in one set of cards.*)

### **Synchronization of the system :**

(Please refer to the timing diagram)

1. Adjust the phase of the SEQCLK to capture the  $DSTAINIT\backslash$  in the clock generation card.
2. Adjust the phase of 32 MHz clock to capture the  $DINIT\backslash$  in the delay control card.
3. Adjust the phase of the 32 MHz DPC clock to capture the test data in the DPCard.
4. Adjust the delay of  $DSTAINIT\backslash$  so that it is captured in the DPC card.
5. Adjust the 32 MHz delay "read" clock to capture the  $DINIT\backslash$  ( $\equiv DLYLD\backslash$ ) in the delay card.
6. Adjust the 32 MHz sampler clock delay such that the data is captured at the input of the DPCard.

## **DSP software for delay loading :**

There are three DSP routines used for delay loading — DLYAPP.DSP, DLYFFT.DSP, DLYSTA.DSP. The software requirements are (1) Update the read address offsets every DINIT\ period for all the 10 delay cards. (2) Load the new delay values every DSTAINIT\ period. For testing we have used a dual memory bank which are presetted with a set of delay values. The ISR, DLYSTA.DSP, switches between these two banks when the DSTAINIT\ interrupt occurs. The second ISR, DLYFFT.DSP, increments the offset value by 258 (258 because the read clk is 32 MHz and FFT requires 516 clocks) every DINIT\ interrupt. The dlyapp.dsp is the main routine which initializes the memory banks and waits for the interrupts.

The delay loading software should be modified, even for testing, such that the memory banks are initialized every DSTAINIT\ period, rather than just switching the banks. This is because, as described before, the interrupt lines are prone to noise pick-ups.

## **Interrupt priorities and timing of STAINIT\ & INIT\ for other parts of the correlator :**

Presently the DINIT\ is connected to the highest priority interrupt (IRQ2) of the DSP. This means that after switching the memory bank in the DSTAINIT\ ISR the new delay values get loaded in the read counter only in the second DINIT\ from DSTAINIT\ signal (see timing diag). This should be taken into account in the generation of the control signal for other parts of the correlator.

## **Requirement on the control signals (DSTAINIT\ & DINIT\ ) when the write and read section of the DELAY:DPC system are operated at 32 & 32.25 MHz respectively :**

In the final system the control signals, DSTAINIT\ & DINIT\ , are generated using the 32.25 MHz clock. But these signals are captures in the delay control card and DPCard with 32 MHz clock. This means that the two signals should be generated when the rising edges of the two clocks are synchronized with in a tolerable time. This should be taken into account in the design of the master control card of the final system.

# Summary of the corrections made on the system

## **Changes made in the clock generation card :**

The DSTAINIT\ (labeled as STINIT\ ), which is captured in the clock gen. card, is passed through a delay module and send to the delay control card (*astainit*). (U20 IC base has been used for introducing the delay module.) This is to adjust the propagation delay of the signal such that it is captured by the 32 MHz clock of the DPCard.

## **Changes made in the delay control card :**

The capturing of the DSTAINIT\ in the delay control card have been bypassed. This is because it is captured in the DPCard by adjusting its propagation delay in the clock generation card.

The DSTAINIT\ is buffered using two buffers. The outputs of the buffers, BSTAINIT\ 1 & BSTAINIT\ 2 are connected to DPCards 1 & 2 and 3 to 5 respectively. This is take care of the transmission problem of the signal through the back panel.

The captured DINIT\ ( $\equiv$  DLYLD\ ) is also buffered using two buffers. The outputs of the buffers, BDLYLD\ 1 & BDLYLD\ 2, are connected to Delay cards 1 to 6 and 6 to 10 respectively. The buffer used is 74F245 which is mounted on a piggy back on the back panel.

## **Changes made in the back panel :**

In the original design a single ECL clock was going to a pair or delay cards. This has been removed and connected to different ECL clock sources in the clock generation card.

The DLYLD\ signals are routed through P1A pin 7 of delay back panel connectors.

## **Corrections in DPC card**

Anish Roshi. D

Dt: 8-9-96

## **PCB tracks to be removed**

### **Solder side**

1. Cut the PCB track connection between U4 pin 5 to TP2.
2. Cut the PCB track coming to U8 pin 4 near that pin.
3. Cut the PCB track coming to U11 pin 2 near that pin.
4. Cut the PCB track coming to U17 pin 5 near that pin.
5. Cut the PCB track coming to U17 pin 12 near that pin.
6. Cut the PCB track coming to U17 pin 3 near that pin.
7. Remove th connection between U17 pin 12 to U19 pin 3.

### **Component side**

1. Cut the PCB track coming to U4 pin 1 (**careful**).

2. Cut the PCB track coming to U4 pin 5 (**careful**).

### Interconnections to be made

1. U18 pin 5 to TP2.
2. U8 pin 4 to U4 pin 5.
3. U11 pin 2 to U18 pin 11.
4. TP16 to GND (**careful**; C20 GND pin can be used).
5. U18 pin 10 to U4 pin 1.
6. U9 pin 18 to U3 pin 18.
7. U22 pin 8 to U22 pin 10.
8. U13 pin 2 to P1B21
9. U13 pin 5 to P1B25
10. U13 pin 7 to P1B26
11. U13 pin 10 to P1B27
12. U7 pin 14 to P1A6
13. P1A 5, P1B 20, 22, 28 to GND.

### Corrections in Delay Card

Anish Roshi. D

Dt: 8-9-96

### PCB tracks to be removed

#### Solder side:

1. Remove the **wire** connected between U22 pin 1 and U22 pin 5.
2. Cut the PCB track connected to P1B pin 29 (euro conn.) near the connector pin.
3. Remove the PCB track between U2 pin2 & U2 pin 6.
4. Cut the PCB track connected between U3 pin 11 and U10 pin 7 **at both ends**.
5. Cut the PCB track connection between U20 pin 12 and U24 pin 11 **at both ends**.
6. Cut the PCB track connection coming to U21 pin 1 near that pin.
7. Remove the PCB track connection between U14 pin 2 and U14 pin 6.

8. Cut the PCB track coming to U10 pin 2 near that pin.
9. Cut the PCB track connection between U2 pin 8 and U2 pin 12.
10. Cut the PCB track connection coming to U10 pin 4 near that pin.
11. Cut the PCB track coming to P1B pin 23 (euro conn.).
12. Cut the PCB track coming (**from the via**) to U10 pin 5 near that pin.
13. Cut the PCB track coming to U22 pin 5 near that pin.
14. Cut the PCB track coming to U16 pin 13 near that pin.

### Component side :

1. Cut the PCB track connection between P1A pin 19 and TP2. **Cut it between the connector pin and TP2.**
2. Cut the PCB track connection to TP15 near that test point. (TP15 is between U15 & U14.)
3. Cut the PCB track **going** between U16 pin 3 & 4 near U16.
4. Cut the PCB track connection to U16 pin 5 near U16.
5. Cut the PCB track connection to U16 pin 6 near U16.
6. Cut the PCB track connection to U24 pin 11 near U24.
7. Cut the PCB track connected to U16 pin 4 (**inside IC base U16**).
8. Cut the PCB track coming to U16 pin 3.
9. Cut the PCB track coming to U2 pin 11 (**inside IC base U2**).
10. Cut the PCB track coming to zip U9 ( R8; connection going to U10 pin 11) from U2 pin 11.
11. Cut the PCB track coming to U2 pin 9.
12. Cut the PCB track coming to U16 pin 3 (**inside IC base U16**; coming from U10 pin 5).
13. Cut the PCB track coming to U22 pin 5 near that pin.
14. Cut the PCB track coming to U23 pin 1 (going to the via near the **LABEL** U23).
15. Cut the PCB track coming to via TP18.
16. Cut the PCB track connection between U2 pin 6 & U6 pin 11.
17. Cut the PCB track coming to P1B 6 and connect it to P1B 7.

## Lift the following IC pins from the base

1. U14 pin 9 & pin 12
2. U10 pin 14

**Check whether IC in the base U17 is 74F163.**

## Interconnections to be made

1. Connect the **track removed from P1B pin 29** to P1A pin 1
2. U10 pin 9 to TP2.
3. U2 pin 6 to U10 pin 7 to U5 pin 2.
4. U5 pin 4 to U16 pin 6.
5. U5 pin 5 to U14 pin 6 to U10 pin 2.
6. U5 pin 6 to U14 pin 2.
7. U14 pin 9 to U14 pin 12.
8. Connect 0.1 mfd between U10 pin 10 and U10 pin 14.
9. U10 pin 17 to U16 pin 5.
10. U10 pin 18 to U23 pin 1.
11. U16 pin 10 to U24 pin 11.
12. U16 pin 11 to U20 pin 12.
13. U21 pin 1 to U21 pin 11.
14. U11 pin 1 to P1B pin 23.
15. U11 pin 13 to U11 pin 3.
16. U2 pin 12 to U11 pin 11 to U16 pin 3.
17. U2 pin 11 to U2 pin 3.
18. U16 pin 4 to U5 pin 1.
19. U2 pin 2 to U5 pin 3.
20. U22 pin 3 to U5 pin 11.
21. U10 pin 4 to U22 pin 5.
22. U11 pin 4 to U11 pin 7.



23. U16 pin 13 to U22 pin 7.
24. U2 pin 9 to U5 pin 12.
25. U4 pin 15 to U5 pin 13.
26. TP18 to U22 pin 1.
27. U15 pin2 to U18 pin 1.
28. U10 pin 13 to U6 pin 11.
29. P1B 8 to GND.

### **TEST POINTS IN DPC CARD**

MAKANDEYULU, G. ANISH ROSHI, D. CHARUDATTA, K.

Updated on : 14-9-96

#### **CHECK THE WAVEFORMS AT FOLLOWING POINTS**

- 1) U29, U38 PINS 4,5,12,13 — CLK 32 MHz.
- 2) U8 PIN 6 — CLK 32, 16, 8, 4, 2, 1, 0.5, 0.25 for control wds 3040,3041,3042,3043,3044, 3045,3046,3047 respectively.
- 3) U41,35,33,34,30,39 PIN 9 — CLK 32 MHz.
- 4) U16, 21, 26, 27 PIN 18 (piggy back) — CLK 32 MHz.
- 5) U11, U14 PIN 2 — CLK 32 MHz.
- 6) U17 PIN 12 — BSTAINIT\ 32 ns pulse.
- 7) U17 PIN 9 — CAPRST\ 32 ns pulse.
- 8) U24 PIN 2 — BSTAINIT\ 32 ns pulse.
- 9) U24 PIN 5 — DLYRST\ 32 ns pulse.

### **TEST POINTS IN DELAY CARD**

#### **CHECK THE WAVEFORMS AT FOLLOWING POINTS**


##### **A) WRITE SECTION**

- 1) U2 PIN 3 & 11 — DPCCLK\ 32 MHZ.(IF Control wd is 3040)
- 2) U11 PIN 1 — DLYRST\ (STAINIT) 30ns WIDE
- 3) U17 PIN 1 — BRST\
- 4) U17 PIN 2 — ADRINC 16 MHZ (IF Control wd is 3040)
- 5) U3 PIN 11 — ODDCLK
- 6) U7 PIN 11 — ADRINC
- 7) U19 PIN 6 — WABRD0
- 8) U15 PIN 6 — WABRD0
- 9) U19 PIN 2 — ADRINC
- 10) U15 PIN 2 — ADRINC
- 11) U18 PIN 1 — ADRINC
- 12) U18 PIN 19 — BRST\
- 13) U18 PIN 20 — VCC


##### **B) READ SECTION**

- 1) U20 PIN 12 & 13 — 32 MHz CLK
- 2) U10 PIN 17 — BDLYLD\ (DINIT\ ) 32 ns WIDE
- 3) U8 PIN 11 — CNTLSB
- 4) U8 PIN 24 — BDLYLD\ (DINIT\ )
- 5) U19 PIN 42 — RDADDO
- 6) U15 PIN 42 — RDADDO
- 7) U13 PIN 2 — CNTLSB
- 8) U13 PIN 9 — BDLYLD\ (DINIT\ )
- 9) U21 PIN 1 — BCNTLSB (16 MHz CLK)
- 10) U21 PIN 11 — BCNTLSB (16 MHz)
- 11) U23 PIN 11 — BCNTLSB (16 MHz)
- 12) U23 PIN 1 — BCNTLSB\ (16 MHz CLK)
- 13) U25 PIN 11 — 32 MHz CLK
- 14) U28 PIN 9 — TFCLK2 (32 MHz)
- 15) U27 PIN 9 — TFCLK2 (32 MHz)


## DPC CARD: BLOCK DIAGRAM




### Clock to Delay Card



### Power




# DELAY CARD: BLOCK DIAGRAM



DSTAINIT\  
(DSP IRQ1)  
Period 64 ms

DINIT\  
(DSP IRQ2)  
Period 16 us




NCRA-TIFR


(Prepared by Anish Roshi. D)

|       |                  |               |        |
|-------|------------------|---------------|--------|
| Title |                  | Delay loading |        |
| Size  | Document Number  | REV           |        |
| 8     | DLYDPCO.TIM      |               |        |
| Date: | November 1, 1996 | Sheet         | 1 of 1 |

### CLOCK GEN. CARD: TIMING DIAGRAM.




### DLY CNTRL CARD: TIMING DIAGRAM.



|  |                  |              |
|--|------------------|--------------|
| NCRA-TIFR, PUNE<br>(Prepared by Anish Roshi. D)  |                  |              |
| Title<br>TIMING DIG. CLOCK GEN. & DLY CNTRL CARD |                  |              |
| Size   | Document Number  | REV          |
| B  | DLYDPCI.TIM      |              |
| Date:  | October 31, 1996 | Sheet 1 of 4 |


## DPC CARD: TIMING DIAG. OF DATA FLOW



Adjust the sampler clk phase so that CK32 of DPC will capture the data. (This should be done only after the phase of CK32 is adjusted to capture the tst data.)

Adjust the phase of CK32A to capture the tst data.


## DPC CARD: ADDR CLOCK GEN.




Adjust the dly of STAINIT\ in clock gen card so that CK32H captures it.

|                                      |                  |              |
|--------------------------------------|------------------|--------------|
| NCRA-TIFR, PUNE                      |                  |              |
| (Prepared by Anish Rishi, D)         |                  |              |
| Title                                |                  |              |
| DPC: DATA FLOW TIMING & ADDRCLK GEN. |                  |              |
| Size                                 | Document Number  | REV          |
| B                                    | DLYDPC2.TIM      |              |
| Date:                                | October 31, 1996 | Sheet 2 of 4 |

# DELAY WRITE SECTION TIMING DIAGRAM




TIMING DIAG. FOR DPCCLK = 16 MHz (Notice BRST)



|                              |                               |
|------------------------------|-------------------------------|
| NGRA-TIFR (PUNE)             |                               |
| (Prepared by Anish Rishi. D) |                               |
| Title                        | DELAY WRITE SECTION TIM DIAG. |
| Size                         | Document Number               |
| B                            | DLYDPC3.TIM                   |
| Date:                        | October 31, 1996 Sheet 3 of 3 |



# DELAY CARD DATA READING SECTION




THIS TIMING ADJUSTMENT WAS FOUND TO BE CRITICAL BECAUSE OF 2 REASONS:  
 (1) THE PROPAGATION DLY OF DLYLD IS NOT TAKEN CARE PROPERLY.  
 (2) THE DLYLD HAS DIFFERENT PROPAGATION DLY AS IT COMES THROUGH THE BACK PANNEL TO THE 10 CARDS.

← DATA APPEAR AT THE DLY CARD O/P AFTER THE 4th CLK EDGE WITH RESPECT TO THE FALLING EDGE OF THE DLYLD

WHEN MUXST0 (or MUXST1) = 1

↑  
 TO AVOID THE LOSS OF ONE SAMPLE WHEN MUXST0 IS SELECTED, KEEP THE LATCH ALWAYS ENABLE. NOTE THAT IN THIS CASE THE DATA APPEARS AFTER FIFTH CLK EDGE.

|   |                                |
|---|--------------------------------|
| NCRA-TIFR<br>(Prepared by Anish Rishi, D) |                                |
| Title<br>DELAY CARD: DATA READING SECTION |                                |
| Size<br>B                                 | Document Number<br>DLYDPC4.TIM |
| Date: October 31, 1996                    | Sheet 4 of 4                   |



Drawn by Rajan...


TATA INST. OF FUND. RESEARCH  
 CLOCK GENERATION  
 SHEET NO. 107 D11 Contd.  
 REV 107  
 DATE: OCTOBER 30, 1958  
 107

RESELECTION, IC BASE  
 74100, 74101, 74102, 74103, 74104, 74105, 74106, 74107, 74108, 74109, 74110, 74111, 74112, 74113, 74114, 74115, 74116, 74117, 74118, 74119, 74120, 74121, 74122, 74123, 74124, 74125, 74126, 74127, 74128, 74129, 74130, 74131, 74132, 74133, 74134, 74135, 74136, 74137, 74138, 74139, 74140, 74141, 74142, 74143, 74144, 74145, 74146, 74147, 74148, 74149, 74150, 74151, 74152, 74153, 74154, 74155, 74156, 74157, 74158, 74159, 74160, 74161, 74162, 74163, 74164, 74165, 74166, 74167, 74168, 74169, 74170, 74171, 74172, 74173, 74174, 74175, 74176, 74177, 74178, 74179, 74180, 74181, 74182, 74183, 74184, 74185, 74186, 74187, 74188, 74189, 74190, 74191, 74192, 74193, 74194, 74195, 74196, 74197, 74198, 74199, 74200

CLOCK SELECTION  
 74100, 74101, 74102, 74103, 74104, 74105, 74106, 74107, 74108, 74109, 74110, 74111, 74112, 74113, 74114, 74115, 74116, 74117, 74118, 74119, 74120, 74121, 74122, 74123, 74124, 74125, 74126, 74127, 74128, 74129, 74130, 74131, 74132, 74133, 74134, 74135, 74136, 74137, 74138, 74139, 74140, 74141, 74142, 74143, 74144, 74145, 74146, 74147, 74148, 74149, 74150, 74151, 74152, 74153, 74154, 74155, 74156, 74157, 74158, 74159, 74160, 74161, 74162, 74163, 74164, 74165, 74166, 74167, 74168, 74169, 74170, 74171, 74172, 74173, 74174, 74175, 74176, 74177, 74178, 74179, 74180, 74181, 74182, 74183, 74184, 74185, 74186, 74187, 74188, 74189, 74190, 74191, 74192, 74193, 74194, 74195, 74196, 74197, 74198, 74199, 74200

O/P SECTION  
 74100, 74101, 74102, 74103, 74104, 74105, 74106, 74107, 74108, 74109, 74110, 74111, 74112, 74113, 74114, 74115, 74116, 74117, 74118, 74119, 74120, 74121, 74122, 74123, 74124, 74125, 74126, 74127, 74128, 74129, 74130, 74131, 74132, 74133, 74134, 74135, 74136, 74137, 74138, 74139, 74140, 74141, 74142, 74143, 74144, 74145, 74146, 74147, 74148, 74149, 74150, 74151, 74152, 74153, 74154, 74155, 74156, 74157, 74158, 74159, 74160, 74161, 74162, 74163, 74164, 74165, 74166, 74167, 74168, 74169, 74170, 74171, 74172, 74173, 74174, 74175, 74176, 74177, 74178, 74179, 74180, 74181, 74182, 74183, 74184, 74185, 74186, 74187, 74188, 74189, 74190, 74191, 74192, 74193, 74194, 74195, 74196, 74197, 74198, 74199, 74200

C012 SECTION




PARALLEL INTERFACE AND CONTROL

19

The following modifications have been made  
 C13 SIGNAL IS NOT CONNECTED TO THE CTRL SWD<sub>1</sub>;  
 C33 DIVIDER IS REFERRED TO SET 0 AND (CTRL SWD<sub>2</sub>);  
 C33 DIVIDER IS REFERRED TO SET 0 AND (CTRL SWD<sub>2</sub>).

14-444  
 DLY CTRL. CARD (CLASSIFIED BY ADULT DUTIES)  
 NCR-117R  
 DATE: OCTOBER 30, 1956









MCR-118  
 TITLE DELAY-LINE PCB FOR CW A. DATA  
 DRAWING NUMBER 100-100000-001  
 DATE 10-15-60  
 REV 2

# DPC 4 Sheets

| P1B |             | P1B        |
|-----|-------------|------------|
| 1   | 1 CH3DIN\0  | 33 CH3DIN0 |
| 2   | 2 CH3DIN\1  | 34 CH3DIN1 |
| 3   | 3 CH3DIN\2  | 35 CH3DIN2 |
| 4   | 4 CH3DIN\3  | 36 CH3DIN3 |
| 5   | 5 CH3DIN\4  | 37 CH3DIN4 |
| 6   | 6 CH3DIN\5  | 38 CH3DIN5 |
| 7   | 7 SAMCLK\4  | 39 SAMCLK4 |
| 8   |             | 40         |
| 9   | 9 CH2DIN\0  | 41 CH2DIN0 |
| 10  | 10 CH2DIN\1 | 42 CH2DIN1 |
| 11  | 11 CH2DIN\2 | 43 CH2DIN2 |
| 12  | 12 CH2DIN\3 | 44 CH2DIN3 |
| 13  | 13 CH2DIN\4 | 45 CH2DIN4 |
| 14  | 14 CH2DIN\5 | 46 CH2DIN5 |
| 15  | 15 SAMCLK\3 | 47 SAMCLK3 |
| 16  |             | 48         |
| 17  | 17 CH1DIN\0 | 49 CH1DIN0 |
| 18  | 18 CH1DIN\1 | 50 CH1DIN1 |
| 19  | 19 CH1DIN\2 | 51 CH1DIN2 |
| 20  | 20 CH1DIN\3 | 52 CH1DIN3 |
| 21  | 21 CH1DIN\4 | 53 CH1DIN4 |
| 22  | 22 CH1DIN\5 | 54 CH1DIN5 |
| 23  | 23 SAMCLK\2 | 55 SAMCLK2 |
| 24  |             | 56         |
| 25  | 25 CH0DIN\0 | 57 CH0DIN0 |
| 26  | 26 CH0DIN\1 | 58 CH0DIN1 |
| 27  | 27 CH0DIN\2 | 59 CH0DIN2 |
| 28  | 28 CH0DIN\3 | 60 CH0DIN3 |
| 29  | 29 CH0DIN\4 | 61 CH0DIN4 |
| 30  | 30 CH0DIN\5 | 62 CH0DIN5 |
| 31  | 31 SAMCLK\1 | 63 SAMCLK1 |
| 32  | 32          | 64         |

INPUT DATA FROM SAMPLER
















CHODIN0 R45 100R CHODIN\0  
CHODIN1 R46 100R CHODIN\1  
CHODIN2 R32 100R CHODIN\2  
CHODIN3 R31 100R CHODIN\3  
CHODIN4 R23 100R CHODIN\4  
CHODIN5 R30 100R CHODIN\5

CH2DIN0 R41 100R CH2DIN\0  
CH2DIN1 R42 100R CH2DIN\1  
CH2DIN2 R36 100R CH2DIN\2  
CH2DIN3 R35 100R CH2DIN\3  
CH2DIN4 R25 100R CH2DIN\4  
CH2DIN5 R28 100R CH2DIN\5

CH1DIN0 R43 100R CH1DIN\0  
CH1DIN1 R34 100R CH1DIN\1  
CH1DIN2 R33 100R CH1DIN\2  
CH1DIN3 R44 100R CH1DIN\3  
CH1DIN4 R29 100R CH1DIN\4  
CH1DIN5 R24 100R CH1DIN\5



CH3DIN0 R39 100R CH3DIN\0  
CH3DIN1 R36 100R CH3DIN\1  
CH3DIN2 R37 100R CH3DIN\2  
CH3DIN3 R40 100R CH3DIN\3  
CH3DIN4 R27 100R CH3DIN\4  
CH3DIN5 R26 100R CH3DIN\5

|   |                               |
|---|-------------------------------|
| NCRATIFR PUNE                           |                               |
| (Designed by Alka Dikshith)             |                               |
| Title                                   |                               |
| DPC: INPUT DATA CONVERSION (ECL to TTL) |                               |
| Size                                    | Document Number               |
| B                                       | DPC CARD I (DPCF1.SCH)        |
| Date:                                   | October 30, 1996 Sheet 1 of 4 |




CHANNEL MUX & OUTPUT LATCH

MUX INPUT & OUTPUT LATCH




CLK SECTION





UNUSED COMPONENTS




NCRA - IIFR PUNE (Designed by Aika Dikshith) Title: DPC: DATA PREPARATION SECTION. Size: B, Document Number: DPC II (DPCF2.SCH), Date: October 30, 1996, Sheet 2 of 4, REV




CLKS FOR DELAY CARDS




CAPTURED STAINIT FOR DELAY CARDS




BACK PANNEL CONNECTORS














CONTROL WORD FROM DSP



UNUSED COMPONENTS

















|                             |  |
|-----------------------------|--|
| NCRA - TIFR PUNE            |  |
| (Designed by Aika Dikshith) |  |
| Title                       | DPC: RST & CLK FOR DLY CARD; DPC CNTRL WORD. |
| Size                        | Document Number                              |
| B                           | DPC III (DPCF3.SCH)                          |
| Date:                       | October 30, 1996                             |
| Sheet                       | 3 of 4                                       |



PROPOSED MODIFICATION  
FOR THE POWER CKT




|                             |                    |                   |        |
|-----------------------------|--------------------|-------------------|--------|
| NCRA-TIFR PUNE              |                    |                   |        |
| (Designed by Alka Dikshith) |                    |                   |        |
| Title                       |                    | DPC: POWER ACCUM. |        |
| Size                        |                    | Document Number   |        |
| B                           | DPC IV (DPCF4.SCH) |                   | REV    |
| Date:                       | October 30, 1996   | Sheet             | 4 of 4 |











THIS IS THE SCHEMATIC OF DPC01. THE CARRY I/P TO THE POWER COUNTER (U6) IS LATCHED. THIS MODIFICATION IS DONE ONLY FOR DPC01 CARD.

26




BACK PANNEL CON.










READ CLKS & CNTRL SIG.




DLY VALUE FROM DSP







READ ADDRESS GEN.




UNUSED COMPONENTS



|  |                           |              |
|--|---------------------------|--------------|
| NCRA-TIFR PUNE                           |                           |              |
| (Designed by Alka Dikshith)              |                           |              |
| Title                                    |                           |              |
| DELAY CARD: RD CLK, CNTRL SIG & ADDR GEN |                           |              |
| Size                                     | Document Number           | REV          |
| B  | DELAY CARD II (DLYF2.SCH) |              |
| Date:                                    | October 30, 1996          | Sheet 2 of 3 |



These resistors should have been about 35 ohms. However the data at the FFT input seem to come properly.



The following is the test procedure for validating the DPC cards (assuming the Control card and its interface works!)

- BangaraRaju, Markandeyulu 2nd July 1996.

Verify the power supply output points and ensure +5.00(Vcc) and -5.20(Vee) are set properly.

First ensure that the Control Card is plugged properly into the backplane slot(P16 - 7th slot from the left - 96pin euro).

Make sure the Clock input (J11), STAINIT(J12) and DLYINIT(J13) are properly connected on the backplane(rear).

Insert the DPC card into one of the corresponding slots(P2, P5, P8, P11, P14 - 96pin euro) and ensure the clock input is connected in the respective clock jumper on the backplane.

Step 1: Setup the control card and get the kernel running.

At the PC prompt run

```
>> fc2105 <return>
```

This gives a menu on the screen describing various commands.

Select '2' for FO led test and see if the FO led on the control card (top corner) blinks.

-- Select '0' for downloading .exe file

give 'tstdata.exe' as the argument

( To download 2048 words for TSTData, CLR, INIT etc and store in external data ram in the buffer tst\_data)

-- Select '5' for downloading test data on to the control card RAMs.

-- Select '0' for downloading .exe file

give 'dpc\_cmd.exe' as the argument

( This enables the user to send various control words to a selected DPC card)

-- Select '6' for sending a DPC command

give card address (5 for broadcast) and 3040(test mode)

2040(normal mode)

( This enables the asynchronous reset to the selected DPC card(s) )

-- Select '6' for sending the next DPC command

give card address and 30c0(test mode)

20c0(normal mode)

( This disables the asynchronous reset)

This much setup is bare minimum for checking the various control signals on the DPC card.

-----

Set the oscilloscope trigger level to ECL level(about -1.0Volts).

- Check U29 - 2 & 3, U38 - 2 & 3

(Clocks to the Sampler need not be checked since in the final system the clock to the Sampler is not supplied from the DPC)

Look for a proper clock of 32ns period.

Set the oscilloscope trigger level for a TTL signal(about +2.5Volts).

- Check U41, U34, U35, U30, U33, U39 - pin 9 (CLK32A)  
U9, U3 - pin 18 (DCK32B)  
U18 - pins 5 & 6 (CK32B)  
U29 - pin 12 ( this is directly wired to the piggy back card)  
U24 - pin 3 (CK32D)  
U17 - pin 11 (CK32D)  
U25, U10, U28, U31 - pin 9 (CK32E)  
U11, U14 - pin 2 (CK32H)  
U8 - pin 4 (CK32H)

Look for a proper clock with 32ns period.

- Latch a probe on to U8 - pin 6.(ADRCLK)
- Select '6' for sending a DPC command  
give card address and control word as 3041 and look for a divide-by-2 clock.  
( Repeat this for 3042 to 3047 and observe the change in the clock period)

- Latch probe on U13-9 or U7-11 (CRDWR0) Scope in single shot mode.
- Select '6' for sending a DPC command  
give card address and control word as 3040
- Check if CRDWR0 shows a pulse.

- Verify the control word set on the latches U7 & U13.

- TestMode / NormalMode :

- Latch a probe on to U13 - pin 12.(TSTM0DE)
- Select '6' for sending a DPC command  
give card address and control word as 20c0 for TSTM0DE=0  
30c0 for TSTM0DE=1

- INITs and Resets

- Select '6' for sending a DPC command  
give card address and control word as 3040.  
(This makes DSPRST\ 'lo' and enables the one-time reset RST)
- Check if DLYINIT\ is coming on U22-10.
- Check if RST\ is enabled on U22 - pin 6. (pulse=64ns; period=32ms)
- Check if CAPRST\ is also coming on U17-9. (pulse=64ns; period=32ms)
- Select '6' for sending a DPC command  
give card address and control word as 30c0.

- Select '0' for downloading .exe file  
give 'POWER.~~EXE~~' as the argument

- Select '0' for downloading .exe file  
give 'PWRAPP.~~EXE~~' as the argument

(Once these two .exe files are loaded Power reading option in the main menu is enabled)

- Latch a probe on U18-13 (DSPSEL) and configure the scope for single shot mode.
- Select '7' for reading power from DPC  
give card address and select DSPSEL = 0 or DSPSEL =1
- Check if the signal DSPSEL is toggling
- Check on U22-3 (CRDRD0) for DSPSEL=0  
U22-6 (CRDRD1) for DSPSEL=1

#### Data Path:

- Select '0' for downloading .exe file  
    give DPC\_CMD.EXE as argument
- Select '6' for sending a DPC command  
    give card address and control word as 2040
- Select '6' for sending a DPC command  
    give card address and control word as 20c0 (Normal data)
  
- If no input is given the DPC card, the first stage ECL-TTL converters will output a '0'.
- Check on U43, U45, U42, U40, U44, U46 - pins 4, 5, 12, 13 for a '0'
- Since NormalMode is selected the output of the MUX(74F399) should also be a '0'
- Check U41, U34, U35, U30, U33, U39 - pins 2, 7, 10, 15.
  
- Check U16, U21, U26, U27 if the addresses are all '0' (CODEROM)  
(The CODEROM data for address=0x00 is 0x7F )
- Check U16, U21, U26, U27 if the output is 0x7F (CODEROM)

(The output of the CODEROM goes to the MUXROM)

- Check U3 and U9 for address = 0x4FF  
(In the MUXROM for address = 0x4FF, data = 0xFF)
  
- Select '6' for sending a DPC command  
    give card address and control word as 3040
- Select '6' for sending a DPC command  
    give card address and control word as 30c0 (TSTMODE)
- Probe on U20, U15, U23, U32 for the 4-bit input from CODEROM  
(It should read '0' on pins 3, 5, 12 and a pulse train on pin 14  
width=32ns; period=16us )
  
- With this data probe on U20, U15, U23, U32 - pin 9 for the carry output.  
( It should have a pulse train of width=32ns; period=64us)

- Select '0' for downloading .exe file  
    give 'POWER.EXE' as the argument
- Select '0' for downloading .exe file  
    give 'PWRAPP.EXE' as the argument
- (Once these two .exe files are loaded Power reading option in the main menu is enabled)
- Select '7' for reading power  
    give card address and select DSPSEL=0 for U5 & U6  
    DSPSEL=1 for U2 & U12
  
- Select '3' for reading data from 2105 Memory  
    give no. of values to be read and choose DM ('0')

(The chosen number of counter data is displayed. The data, in TSTMODE should have identical bytes and each value should repeat 4 times.

Eg: 3232  
    3232  
    3232  
    3232

3333

3333

3333

3333

3434

3434

3434

3434



The following is the test procedure for validating the DPC cards (assuming the Control card and its interface works!)

- BangaraRaju, Markandeyulu 8th July 1996.

Verify the power supply output points and ensure +5.00(Vcc) and -5.20(Vee) are set properly.

First ensure that the Control Card is plugged properly into the backplane slot(P16 - 7th slot from the left - 96pin euro).

Make sure the Clock input (J11), STAINIT\ (J12) and DLYINIT\ (J13) are properly connected on the backplane(rear).

Insert the Delay card into one of the corresponding slots(P1, P3, P4, P6, P7, P9, P10, P12, P13, P15 - 96pin euro) and ensure the clock input is connected in the respective clock jumper on the backplane.

Step 1: Setup the control card and get the kernel running.

At the PC prompt run

```
>> fc2105 <return>
```

This gives a menu on the screen describing various commands.

Select '2' for FO led test and see if the FO led on the control card (top corner) blinks.

-- Select '0' for downloading .exe file

give 'tstdata.exe' as the argument

( To download 2048 words for TSTData, CLR, INIT etc and store in external data ram in the buffer tst\_data)

-- Select '5' for downloading test data on to the control card RAMs.

-- Select '0' for downloading .exe file

give 'dpc\_cmd.exe' as the argument

( This enables the user to send various control words to a selected DPC card)

-- Select '6' for sending a DPC command

give card address (5 for broadcast) and 3040(test mode)

2040(normal mode)

( This enables the asynchronous reset to the selected DPC card(s) )

-- Select '6' for sending the next DPC command

give card address and 30c0(test mode)

20c0(normal mode)

( This disables the asynchronous reset)

This much setup is bare minimum for checking the various control signals on the Delay card.

-----  
- On the clock(ECL) input two terminating resistors(100ohm) are put on the same pair, giving a effective line-to-line termination of 50 ohms!! Remove one of resistors (R6 preferably) and verify that

the line-to-line termination is 100ohms.

- Set the oscilloscope trigger level to ECL level(about -1.0Volts).
- Check U20 - pins 10, 11, 14, 15  
Look for a proper clock of 32ns period.
  
- Set the oscilloscope trigger level for a TTL signal(about +2.5Volts).
- Check U20 - pins 12(IFCLK) & 13(TFCLK)  
Look for a proper TTL clock of 32ns period.
  
- Probe on U2 - 3 and check for a clock (DPCCLK)  
U16 - 13 and check for a clock (DPCCLK)  
( This depends on the CKSEL option choosen on the DPC card)
  
- Check for the following clocks and control signals  
U2-11, U10-11 (DPCCLK\)\  
U16-12 (DPCCLK\)\  
U25-11, U27,U28-9 (DFCLK)  
U24-11 (IFCLK)

(Some of the signals are latched on the Delay card using 32MHz clock)

U2-5, U3-11 (ODDCLK)  
U2-6, U6,U7-11 (EVENCLK)

U14-5, U16-3 (CNTLSB)  
U10-2, U16-4 (CNTLSB)  
U10-18, U11-5 (BCNTLSB)  
U11-6 (LACHCLK)  
U2-9 (ADRINC)  
U10-15 (BCNTLSB)  
U10-13 (RAMWR\)  
U16-6 (O/PENBL\)

U10-16 (BRST\)  
This is DLYINIT\ captured on DPC card by 32MHz clock.  
width=64ns; period=32ms

- Select '0' for downloading .exe file  
give 'dpc\_cmd.exe' as argument
- Select '6' for giving a DPC command  
give card address and control word as 3040

U10-14 (RSTB)  
This is a one-time reset from the DPC card.  
width=64ns; period=32ms

- Select '6' for giving a DPC command  
give card address and control word as 30c0

U14-9 (CDLYLD\)  
This TDLYLD\ captured by CNTLSB

The Read and Write addresses for U15 and U19 have be checked.

U15, U19-pins 4,15-6 ( WRADD[10..0] )  
U15, U19-pins 44,33-42 ( RDADD[10..0] )

Data Path:

With the current test data being loaded

DPC input = 0x20 corresponds to Delay input = 0x00

DPC input = 0x37 corresponds to Delay input = 0x05 (per channel)

(Assuming the DPC is configured for test mode.)

- Check U3 input

The data is having a single pulse(32ns) of value 0x55 in a 16us period.  
As per the timing this data can only be latched by the EVENCLK.

- Check the output of U3 is 0x00.
- Check if U6 & U7 latch the data 0x55.

This data is now written into the DPRAMs.

- Check EVNIND[7..0] on U19 & ODDIND[7..0] on U15 - pins 23-16
- Check the DPRAMs give out the same data at the output.

EVOUTD[7..0] on U19 & ODOUTD[7..0] on U15 - pins 32-25

- This data is latched in U21 & U23, the whose outputs are tied together. (OUTC0D[3..0], OUTC1D[3..0])

- For MUXST[1..0] = 0,

The data from U21 & U23 is selected in U27 & U28.

For MUXST[1..0] = 3,

The data from U24 is selected in U27 & U28.

- Check if U27 & U28 give a pulse of value 0x06.

## Corrections required for the DPC Card

---

The following chips should NOT be populated : U19(74F32)

Remove IC base of U24(74F74) and solder the IC directly on to the card.

Put the following straps:

1. Put a thick wire from  
P1-A1,B1,C1 to L1-1 (bypassing the fuse and the inductor).
2. P1-B16 to U13-14
3. U13-15 to U3-21 & U9-21
4. U38-8 to Vee. (Piggy back base has to be put and the  
(corresponding pins on the card to be removed)
5. U17-4 to U19-6 & U19-3
6. U22-3 to U18-1  
U22-6 to U18-3  
  
U18-2 to U5-18 & U6-18  
U18-4 to U2-18 & U12-18

- 
7. Put a 150pf capacitor on the following:  
U15-9 to GND  
U20-9 to GND  
U23-9 to GND  
U32-9 to GND

## Corrections required for the Delay Card

---

The following chips should NOT be populated : U11(74F08)  
U22 & U28(Delay-line)

Remove resistor R6(100ohms)(Duplicate termination on the ECL clock)

Put the following straps:

1. Put a thick wire from  
P1-A1,B1 to L1-1 (bypassing the fuse and the inductor).
2. U28-2 to U29-5  
U28-7 to U29-7
3. U27-2 to U30-5  
U27-7 to U30-7
4. U26-1 to U26-5 (bypassing the delay-line)
5. U22-1 to U22-5 (bypassing the delay-line)
6. U18-19 to U17-1 (Piggy back base has to be put and the  
U18-20 to Vcc (corresponding pins on the card to be removed)
7. U14-1 to U10-14 (Piggy back base has to be put and the  
(corresponding pins on the card to be removed)
8. U30-8 to Vee (Piggy back base has to be put and the  
(corresponding pins on the card to be removed)
9. U11-5 to U11-6