

## Noise Source

A.RAMAKRISHNA  
TIFR, Blore

A 15 MHz white Gaussian noise source was designed and fabricated. Thermal noise in the resistors is the fundamental source. The noise source is useful for testing communication links. With a fast Analogue to Digital Converter ( ADC ) it can be used as an hardware random number generator. This is useful in digital simulation work where it is time consuming to generate Gaussian distributed random numbers using software methods.

### **Operating Principle**

All references to components are with respect to the circuit diagram in Appendix-1.

Thermal noise is white Gaussian. Noise voltage in the resistors  $R_1$  &  $R_2$  is amplified to the desired level by amplifier chain comprising  $IC_1, IC_2, IC_3$  &  $IC_4$ .  $IC_1$  to  $IC_3$  are differential video amplifiers ( LM 733 ). They have a bandwidth of 120 MHz. Differential configuration is used throughout to reduce external 'noise' and interference. Differential configuration also reduces coupling problems. Total required gain is distributed throughout the stages for optimum bandwidth and stability. The final stage ( $IC_4$ ) is primarily used to convert the balanced input to single ended low impedance output.

Automatic Level Control ( ALC ) is incorporated for stability. The Field Effect Transistor ( FET ) acts as a voltage controlled resistor. The FET is a BEL BFW 10. The effective resistance between pins 12 & 7 of IC<sub>2</sub> determines the gain of that stage and thus the overall gain. The ALC control voltage can also be given from outside the board permitting the extension of the ALC loop to include the final element ( for example ADC ).

All precautions required for high frequency circuits are taken. PCB layout is compact, ordered and symmetrical. Ground and power supply lines are properly laid. Power supplies to the IC's are decoupled. Voltage regulators are on the outside of the enclosure. Feedthrough capacitors are used at the powersupply entry points.

#### Enhancements


1. The final output voltage can be compared with a precision voltage reference and the error voltage can be used to control the FET . This would provide greater amplitude stability.
2. A wideband Operational Amplifier can be used in the final stage to provide grater bandwidth.

## Conclusion

The noise source has been used with the flash ADC card and the PC Interface. The Probability Distribution Function ( PDF ) has been determined and when averaged is found to closely approach the Gaussian function.

## Appendices

1. Circuit Diagram
2. PCB Layout
3. Brief Data on LM 733.
4. Brief Data on LF 357.



IC<sub>1</sub> to IC<sub>3</sub> LM733

T<sub>1</sub> - BFW 10

IC<sub>4</sub> LF357

C<sub>1</sub> to C<sub>14</sub> 0.1μF CER.

C<sub>17</sub> 0.2μF Poly.

R<sub>1</sub> to ALL RESISTORS 10kΩ EXCEPT

R<sub>7</sub>, R<sub>8</sub>, R<sub>13</sub>, R<sub>14</sub> 150 Ω

R<sub>19</sub> - 120kΩ

R<sub>1</sub>, R<sub>2</sub> - 47Ω



C<sub>15</sub> } - 6μF 12V tant  
C<sub>20</sub> }

C<sub>19</sub>, C<sub>16</sub> - 0.1 μF disc

# NOISE GEN.

24081987

AMP 035



# $\mu$ A733

## DIFFERENTIAL VIDEO AMPLIFIER FAIRCHILD LINEAR INTEGRATED CIRCUITS


**GENERAL DESCRIPTION** — The  $\mu$ A733 is a monolithic two-stage Differential Input, Differential Output Video Amplifier constructed using the Fairchild Planar® epitaxial process. Internal series-shunt feedback is used to obtain wide bandwidth, low phase distortion, and excellent gain stability. Emitter follower outputs enable the device to drive capacitive loads and all stages are current-source biased to obtain high power supply and common mode rejection ratios. It offers fixed gains of 10, 100 or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option. The device is particularly useful in magnetic tape or disc file systems using phase or NRZ encoding and in high speed thin film or plated wire memories. Other applications include general purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.

- 120 MHz BANDWIDTH
- 250 k $\Omega$  INPUT RESISTANCE
- SELECTABLE GAINS OF 10, 100, AND 400
- NO FREQUENCY COMPENSATION REQUIRED

### ABSOLUTE MAXIMUM RATINGS


Supply Voltage	$\pm 8$ V
Differential Input Voltage	$\pm 5$ V
Common Mode Input Voltage	$\pm 6$ V
Output Current	10 mA
Internal Power Dissipation (Note 1)	
Metal Can	500 mW
Fairpak	570 mW
DIP	670 mW
Operating Temperature Range	
Military ( $\mu$ A733)	-55°C to +125°C
Commercial ( $\mu$ A733C)	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 second time limit)	300°C

### EQUIVALENT CIRCUIT



### CONNECTION DIAGRAMS


#### 10-LEAD METAL CAN (TOP VIEW) PACKAGE OUTLINE 5N PACKAGE CODE H



Note: Pin 5 connected to case


#### ORDER INFORMATION TYPE PART NO. $\mu$ A733 $\mu$ A733HM $\mu$ A733C $\mu$ A733HC

#### 10-LEAD FLATPAK (TOP VIEW) PACKAGE OUTLINE 3F PACKAGE CODE F



#### ORDER INFORMATION TYPE PART NO. $\mu$ A733 $\mu$ A733FM

#### 14-LEAD DIP (TOP VIEW) PACKAGE OUTLINE 6A PACKAGE CODE D



#### ORDER INFORMATION TYPE PART NO. $\mu$ A733 $\mu$ A733DM $\mu$ A733C $\mu$ A733DC

FAIRCHILD •  $\mu$ A733

$\mu$ A733

### ELECTRICAL CHARACTERISTICS (TA = 25°C, VS = $\pm 6.0$ V unless otherwise specified)

PARAMETER (see definitions)	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Voltage Gain					
Gain 1 (Note 2)		300	400	500	MHz
Gain 2 (Note 3)		90	100	110	MHz
Gain 3 (Note 4)		9.0	10	11	MHz
Bandwidth <sup>a</sup>	RS = 50 $\Omega$				MHz
Gain 1			40		
Gain 2			90		
Gain 3			120		
Risetime	RS = 50 $\Omega$ , V <sub>OUT</sub> = 1 V <sub>p-p</sub>				ns
Gain 1			10.5		
Gain 2			4.5		
Gain 3			2.5		
Propagation Delay	RS = 50 $\Omega$ , V <sub>OUT</sub> = 1 V <sub>p-p</sub>				ns
Gain 1			7.5		
Gain 2			6.0		
Gain 3			3.6		
Input Resistance		20			k $\Omega$
Gain 1			4.0		
Gain 2			30		
Gain 3			250		
Input Capacitance	Gain 2				pF
Input Offset Current			0.4		$\mu$ A
Input Bias Current			9.0		$\mu$ A
Input Noise Voltage	RS = 50 $\Omega$ , BW = 1 kHz to 10 MHz				$\mu$ V <sub>rm</sub>
Input Voltage Range			12		V
Common Mode Rejection Ratio			$\pm 1.0$		
Gain 2	V <sub>CM</sub> = $\pm 1$ V, f $\leq$ 100 kHz	$\sim 60$	86		dB
Gain 2	V <sub>CM</sub> = $\pm 1$ V, f = 5 MHz		60		dB
Supply Voltage Rejection Ratio		50	70		dB
Gain 2	$\Delta V_S = \pm 0.5$ V				
Output Offset Voltage			0.6		V
Gain 1			0.35		V
Gain 2 and Gain 3			1.0		V
Output Common Mode Voltage		2.4	2.9	3.4	V
Output Voltage Swing		3.0	4.0		V <sub>p-p</sub>
Output Sink Current		2.5	3.6		mA
Output Resistance			20		$\Omega$
Power Supply Current			18		mA
The following specifications apply for -55°C $\leq$ TA $\leq$ +125°C					
Differential Voltage Gain					
Gain 1 (Note 2)			200		
Gain 2 (Note 3)			80		
Gain 3 (Note 4)			8.0		
Input Resistance					k $\Omega$
Gain 2			8.0		
Input Offset Current				5.0	$\mu$ A
Input Bias Current				40	$\mu$ A
Input Voltage Range			$\pm 1.0$		V
Common Mode Rejection Ratio			50		dB
Supply Voltage Rejection Ratio			50		dB
Output Offset Voltage					
Gain 1					
Gain 2 and Gain 3					
Output Swing			2.5		V <sub>p-p</sub>
Output Sink Current			2.2		mA
Positive Supply Current					
					27

## JFET


## Input Operational Amplifiers

These operational amplifiers have JFET input transistors and feature very low input and offset currents. The output is designed for high capacitive load without any stability problems.

## Additional features:

- Extremely high input resistance
- Slight drifting at temperature changes
- Wide bandwidth
- High input voltage up to  $+V_S$  permitted
- Internal frequency compensation


## Circuit diagram



## Maximum ratings

Supply voltage	$V_S$	$\pm 18$	V
Differential input voltage	$V_{ID}$	$\pm 30$	V
Output short-circuit duration	tOSC	$\infty$	
Storage temperature range	$T_S$	-55 to 125	°C
Junction temperature	$T_j$	100	°C
Thermal resistance system – ambient air	Rthamb	175	K/W

## Pin configuration



## Characteristics

$V_S = \pm 15$  V,  $T_{amb} = 25$  °C

		min	typ	max	
Open loop supply current consumption	LF 355 N LF 356 N, LF 357 N	$I_S$	2 5	4 10	mA mA
Input offset voltage ( $R_G = 50 \Omega$ )	$V_{IO}$	3	10	100	mV
Input offset current	$I_{IO}$	3	50	200	pA
Input current	$I_I$	30	200	1000	pA
Input resistance	$R_I$	$10^{12}$	$10^{12}$	$10^{12}$	Ω
Open loop voltage gain	$A_{VO}$	80	106	1000	dB
Rate of rise					
Performance bandwidth	LF 355 N LF 356 N LF 357 N	$f_p$	2.5 5 20	50	MHz MHz MHz
Transient time (for 0.01%)	LF 355 N LF 356 N, LF 357 N	$t_r$	4 1.5	12	μs μs
Input noise voltage					
$R_S = 100\Omega, f = 100$ Hz: LF 355 N LF 356 N, LF 357 N	$V_{IN}$	25	15	20	nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$
$R_S = 100\Omega, f = 1000$ Hz: LF 355 N LF 356 N, LF 357 N	$V_{IN}$	12	12	12	nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$
Input noise current	$I_{IN}$	0.01	0.01	0.01	pA/ $\sqrt{\text{Hz}}$
Input capacitance	$C_I$	3	3	3	pF
	Characteristics				
$V_S = \pm 15$ V; $T_{amb} = 0$ to 70 °C, unless otherwise specified					
Input offset voltage $R_G = 50 \Omega$	$V_{IO}$	5	14	14	mV $\mu\text{V}/\text{K}$
Temperature coefficient of $V_{IO}$ : $R_S = 50 \Omega$	$\alpha_{VIO}$	0.5	2	2	per mV
Change of $\alpha_{VIO}$ after a change of $V_{IO}$ adjustment <sup>1)</sup>	$\Delta_{AVIO}$	0.5	2	2	nA nA
Input offset current $T_j = 70$ °C	$I_{IO}$	8	8	8	nA
Input current <sup>2)</sup> $T_j = 70$ °C	$I_I$				
Open loop voltage gain	$A_{VO}$	63	63	63	dB
$R_L = 2 \text{ k}\Omega$ , $V_{OPP} = \pm 10$ V	$V_{OPP}$	12	±13	±13	V
Output voltage $R_L = 10 \text{ k}\Omega$	$V_{OPP}$	10	±12	±12	V
$R_L = 2 \text{ k}\Omega$	$V_{OPC}$	±11	±12	±11	V
Input common mode range	$k_{CMRR}$	80	100	100	dB
Common mode rejection	$k_{CMRR}$	80	100	100	dB
Supply voltage rejection	$k_{SVR}$	80	100	100	dB

## Remarks:

- 1) Compared to the originally non adjusted value, the temperature coefficient of the adjusted input offset voltage changes only slightly (typ. 0.5  $\mu\text{V}/\text{K}$ ) for every mV of the setting range. Adjusting the offset voltage has no effect on the common-mode rejection and open-loop voltage gain.
- 2) The input currents  $I_I$  and  $I_{IO}$  are identical.