VHDL Implementation of MAD-based RFI Filtering Algorithm

Student Project By Sohankumar H. Patel

Electronics And Communication Engineering Sardar Vallabhbhai National Institute of Technology, Surat

Under the Guidance of **Mr. Kaushal Buch**



GIANT METREWAVE RADIO TELESCOPE NATIONAL CENTER FOR RADIO ASTROPHYSICS TATA INSTITUTE OF FUNDAMENTAL RESEARCH

Narayangaon, Tal-Junnar, Dist-Pune

May 2022 - July 2022

ABSTRACT

In this era of Radio Communication technology, one finds much-unwanted radiation during the reception of the signal. For Radio Astronomy, the signal itself is feeble. Thus, any other radio frequency interference (RFI), man-made or natural causes, makes it challenging to analyze. This project explores the VHDL implementation of the Median Absolute Deviation (MAD) based RFI Filtering algorithm on the upgraded GMRT system. MAD computation requires recursive median calculation, which is a computationally challenging problem for real-time performance. The optimized approach is a histogram-based median computation method to meet real-time filtering.

This report describes the FPGA implementation of the MAD-based RFI filtering algorithm. Further, another variant of MAD called Median-of-MAD (MoM) is described. Both methods detect the data samples in the voltage domain only. Another way to detect RFI is to detect the data samples in the power domain. FPGA implementation of this algorithm is also described in this report.

All these implementations are done on the Xilinx Kintex Ultrascale FPGA device. The same algorithm is implemented on MATLAB as the golden model, and the functional verification of the design is carried out by using it.

Acknowledgements

I express my sincere gratitude and indebtedness to my guide Mr. Kaushal D. Buch, Engineer E, Digital Backend Group, GMRT, for their valuable guidance, encouragement, and suggestions throughout the work. Without him, I would not have been able to complete this report. His encouragement and valuable lessons kept me moving in the challenging parts. I heartily thank him for his constant support and guidance throughout.

I am grateful to the Group Coordinator, GMRT Backend Group, Mr. B. Ajith Kumar, for the cooperation and support and for allowing me to work in the Digital Back-end Group.

I also thank Prof. Yashwant Gupta, Center Director, Prof. Nissim Kanekar, Dean NCRA Faculty, and Prof. Jayaram Chengalur, Director TIFR, for allowing me to work at GMRT.

I sincerely thank the Digital Backend group members and the entire staff of GMRT. Everyone who met me taught me something and motivated me to work.

Sohankumar Patel

Contents

	ABSTRACT2Acknowledgements3List of Figures6List of Tables7
1.	Introduction81.1 Overview1.2 Real-time RFI filtering for uGMRT1.3 VHDL Implementation of RFI filter
2.	Histogram-based Median and MAD computation112.1 Median computation2.2 MAD computation2.3 Implementation details
3.	MoM computation153.1 Algorithm3.2 Implementation details
4.	Filtering174.1 Algorithm4.2 Implementation details4.3 Synthesis and Implementation4.3.1 Implementation View4.3.2 Timing report4.3.3 Utilization report
5.	Integration245.1 Algorithm5.2 Implementation details5.3 Synthesis and Implementation5.3.1 Implementation View5.3.2 Timing report5.3.3 Utilization report5.4 Verification Environment5.5 Results5.5.1 MAD based filtering plots5.5.2 MoM based filtering plots5.5.3 Functional Verification

6.	Power domain detection	. 39
	6.1 Algorithm	
	6.2 Implementation details	
	6.3 Synthesis and Implementation	
	6.3.1 Implementation View	
	6.3.2 Timing report	
	6.3.3 Utilization report	
7.	Conclusion and Future Scope	45
	References	46
	Appendix	47

List of Figures

Figure 1.1	GMRT Antenna	7
Figure 1.2	Flowchart of MAD based filtering algorithm	9
Figure 2.1	Block diagram of Histogram based Median computation method	10
Figure 2.2	Block diagram of Median Absolute Deviation computation	11
Figure 2.3	Block diagram of Median	12
Figure 3.1	Block diagram of Median of MAD - MoM computation method	14
Figure 3.2	Block diagram view of MoM computation block	15
Figure 4.1	Block diagram of Histogram based Median computation method	16
Figure 4.2	Block diagram of Filter design	17
Figure 4.3	FPGA Implementation view of RFI Filter	19
Figure 4.4	Timing report of FPGA implementation of Filter	20
Figure 4.5	Utilization report of FPGA implementation of RFI Filter	21
Figure 5.1	Block diagram of MAD-based Filtering implementation	22
Figure 5.2	Block diagram of MoM based Filtering implementation	22
Figure 5.3	FPGA Implementation view of MAD-based RFI Filter	24
Figure 5.4	FPGA Implementation view of MoM-based RFI Filter	25
Figure 5.5	Timing report of FPGA implementation of MAD-based RFI Filter of 16k window	26
Figure 5.6	Timing report of FPGA implementation of MoM-based RFI Filter of 16k window	26
Figure 5.7	Utilization report of FPGA implementation of MAD-based RFI Filter	28
Figure 5.8	Utilization report of FPGA implementation of MoM-based RFI Filter	30
Figure 5.9	Verification Environment used for Functional Verification	31
Figure 5.10	Functional Coverage result of GMRT RAW Voltage data samples	31
Figure 5.11	Filter output of MAD-based RFI Filter	32
Figure 5.12	Filter output of MoM-based RFI Filter	34
Figure 5.13	Functional Verification of VHDL implementation with golder model-MATLAB	35
Figure 6.1	Block diagram of Filtering in Power domain	36
Figure 6.2	FPGA Implementation view of MAD-based RFI Filter in Power domain	38
Figure 6.3	Timing report of FPGA implementation of MAD-based Power domain Filter	39
Figure 6.4	Utilization report of FPGA implementation of MAD-based Power domain Filter	40

List of Tables

Table 2.1	VHDL interface of Histogram based Median	13
Table 2.2	VHDL interface of Subtraction and Absolute Deviation	13
Table 2.3	VHDL interface of Block RAM	14
Table 3.1	VHDL interface of MoM computation block	16
Table 4.1	Filtering Replacement Modes	19
Table 4.2	VHDL interface of Threshold Calculation block	19
Table 4.3	VHDL interface of Comparator block	19
Table 4.4	VHDL interface of RFI and Data counter block	20
Table 4.5	VHDL interface of RFI Filter block	20
Table 5.1	VHDL interface of MAD and MoM based RFI Filter	25
Table 5.2	Frequency comparison of MAD and MoM based Filter on different window size	28
Table 6.1	VHDL interface of RFI Filter in Power domain	40
Table A.1	Generic description	47
Table A.2	Details of datasets used for testing	47

Chapter 01: Introduction

1.1 Overview

Giant Metrewave Radio Telescope is an observatory that explores the metre wavelength range of the radio spectrum. It is set up by the National centre for Radio Astrophysics (NCRA). GMRT consists of 30 fully steerable gigantic parabolic dishes of 45m in diameter, which are spread over distances of up to 25 km. The site was selected because it fulfills the following important criteria as

1) Low man-made radio noise.

2) Low wind speed.

3) It has a geographical latitude that is sufficiently north of the geomagnetic equator to have a reasonably quiet ionosphere and yet be able to observe a good part of the southern sky.



Figure 1.1 GMRT Antennas (Courtesy: NCRA Archives)

In the electromagnetic spectrum, the metre wavelength range of spectrum has been mainly chosen for study with GMRT because man-made radio interference is relatively less in this part of the spectrum in India, and many outstanding astrophysical phenomena are best studied at metre wavelengths [1].

1.2 Real-time RFI filtering for uGMRT

Radio Frequency Interference (RFI) is the 'unwanted signal' produced due to Natural and Man-made activities. Audio-Visual transmissions, RADAR, Satellite communication, Wi-Fi networking, power-line radiation, spark ignition noise, and radiation due to electronic devices are considered Man-made radio interference. Radio astronomical signals are very weak (typically -110 dBm at the input of the radio telescope receiver). Thus radio telescopes are very sensitive to capturing such weak signals here and are more prone to interference. This interference can severely damage the quality of the data, and excision of it can also cause loss of data.

There are two methods for handling RFI situation

- 1. Proactive methods Prevention of RFI by establishing 'Radio Quiet Zones'
- 2.Reactive methods Signal processing for RFI mitigation after reception of the astronomical data at different stages of the receiver chain.

Digital signal processing can help improve the data signal quality effectively by removing RFI without much loss of quality.

1.3 VHDL Implementation of RFI Filter

As shown in figure 1.2, the block takes signed 8-bit quantized data from the ADC of the ROACH board and performs the Histogram method to find the median of the window data. The calculated median is subtracted from each element of the window, and the element is then converted into an unsigned integer. Again the median of the updated window is calculated, which is the Median Absolute Deviation (MAD) value for the data window. Median and MAD values coming from the Median and MAD calculation block are used for the calculation of the threshold value of the signal. For that, the MAD value is multiplied by the constant value of 1.4826 to decide the window's variance. The Median value is added and subtracted from the output in deciding the positive and negative threshold, respectively. After obtaining the threshold values for one channel, data from all the channels are compared and flagged. The replacement in place of the flagged data is user-defined.

The other design in which the Median of MAD values has been carried out is called Median of MAD (MoM). This MoM value is used to compute threshold values.

The design is implemented using Xilinx Vivado software and on the Xilinx Kintex Ultrascale (XCKU series) FPGA board. MATLAB software is used to implement the same algorithm for functional verification.



Figure 1.2 Flowchart of MAD-based filtering algorithm

Chapter 02: Histogram-based Median & MAD computation

2.1 Median computation

There are many techniques to compute the median, like heap sort, bubble sort, Histogram, etc., but for meeting real-time processing requirements, Histogram-based Median computation is the optimal choice. The architecture of Histogram-based Median computation is shown in figure 2.1. The cumulative distribution is computed with the help of a comparator and accumulator block. First, the data are given to the comparator block and, based on compare value, generate the enable signal for the accumulator. At every high enable signal, the accumulator is increased by one value. For n bit sign numbers, there is a need for 2^n comparators, and comparison happens in the range of $-2^{(n-1)}$ to $2^{(n-1)} -1$.



Figure 2.1 Block diagram of Histogram based Median computation method

For continuous operation on subsequent windows, the accumulator needs to be reset, which requires one clock cycle. To achieve real-time processing, an auxiliary accumulator is used to compute accumulation for the last window cycle, and the main accumulator gets reset on that cycle. So there is a need for a 2^n main accumulator and 2^n auxiliary accumulator. The output of the accumulator is given to the priority encoder, which finds the first value for which the accumulator output is greater than or equal to half of the window size, and the corresponding comparison value is the median of that particular window.

Along with the median, one control signal indicates a new Median value is computed. The current value gets registered till the new median value is calculated.

2.2 MAD Computation

The first Median value is subtracted from the input data value. The absolute value of this difference is taken. If the difference is negative, then two's complement is taken for conversing to absolute value. Then the second median of these absolute values is computed using the same algorithm, and it is called Median Absolute Deviation (MAD).



 $MAD = Median(|X_i - \overline{X}|)$

Figure 2.2 Block diagram of Median Absolute Deviation (MAD) computation

The median computation takes a W clock cycle, and here MAD requires two median computations, so there is a need to buffer the data for 2W clock cycles. For this purpose, two Block RAM IPs are used.

2.3 Implementation details

This section discusses the block level interface of Median, Subtraction Absolute deviation, and Block RAM IP. Each table is shown below consists of I/O ports and its description. The Block diagram view of Histogram based median block is shown in figure 2.3.



Figure 2.3 Block diagram of Median

Signal	Description
clk	Input clock
rst	Active high, Synchronous reset
rst_comp	Active high, Synchronous reset for comparator block
rst_count	Active high, Synchronous reset for counter block which generates reset signal for main accumulator and auxiliary accumulator
data_in [7 downto 0]	Input data
median_out [7 downto 0]	Output Median value
median_valid	Output Median valid control signal

Table 2.1	VHDL interface	of Histogram	based Median
-----------	----------------	--------------	--------------

Table 2.2 VHDL interface of Subtraction and Absolute Deviation

Signal	Description
clk	Input clock
rst	Active high, Synchronous reset
data_in [7 downto 0]	Input data
median [7 downto 0]	Input Median value

median_valid	Input Median valid control signal
data_out [7 downto 0]	Output = Absolute (data_in - median)

Table 2.3 VHDL interface of Block RAM

Signal	Description
BRAM_PORTA_0_addr [13 downto 0]	Writing port address
BRAM_PORTA_0_clk	Port A clock
BRAM_PORTA_0_din [7 downto 0]	PortA - input writing data
BRAM_PORTA_0_we	PortA - write enable signal
BRAM_PORTB_0_addr [13 downto 0]	Reading port address
BRAM_PORTB_0_clk	Port A clock
BRAM_PORTB_0_dout [7 downto 0]	PortB - output read data

3.1 Algorithm

This technique is most preferable for longer bursts of RFI. In this technique, the Median of MAD values is carried out, called the Median of MAD - MoM.

where n = window size

For MoM computation, three Median computations are required. For real-time performance, it is challenging to buffer these data values. So, the calculated current MoM value is applied to the next cycle. Also, to optimize median computation, the third median computation is multiplexed with the second median computation. The MAD value is stored in Block memory for the W window cycle. At the last MoM window cycle, the primary data path for the MAD computation block is switched to provide the initially stored MAD value, and the median of these values has been computed. This median value is called as Median of MAD - MoM. For the same window cycle, W samples are not considered for computing the MAD value and do not affect the overall performance. The current calculated MoM value is registered till the new value is calculated. Control signals for this switching are given for one clock cycle.



Figure 3.1 Block diagram of Median of MAD - MoM computation method

3.2 Implementation details

This section discusses the MoM computation block's block diagram interface with its I/O interface.



Figure 3.2 Block diagram view of MoM computation block

Signal	Description
clk	Input clock
rst	Active high, Synchronous reset
rst_ram2_counter	Active high, Synchronous reset for address generating counter of Block RAM2 which stores the MAD values
rst_comp_median	Active high, Synchronous reset for comparator block of median
rst_count_median	Active high, Synchronous reset for counter block of median which generates reset signal for main accumulator and auxiliary accumulator
rst_comp_mad	Active high, Synchronous reset for comparator block of mad
rst_count_mad	Active high, Synchronous reset for counter block of mad which generates reset signal for main accumulator and auxiliary accumulator
data_in [7 downto 0]	Input data
mom_out [7 downto 0]	Output MoM value
mom_valid	Output MoM valid control signal

Table 3.1 VHDL interface of MoM computation block

4.1 Algorithm

Filter block contains Threshold calculation, Detection, Filtering, and RFI and data counting algorithm. The threshold is computed using the Median and MAD values in the threshold calculate block. MAD value is scaled by 1.4826 to calculate the robust standard deviation (σ). The threshold factor(n) is multiplied by the standard deviation. The product is added to the median value to calculate the Upper Threshold and subtracted from the median value to calculate the Lower Threshold value.

 $\sigma = 1.4826*MAD$ Lower Threshold = $\overline{X} - n*\sigma$ Upper Threshold = $\overline{X} + n*\sigma$

The input data is compared with Lower and Upper Threshold values, and if data is beyond the threshold boundary, then it is detected as RFI, and the flag is asserted. This flag is used as a control signal for replacing multiplexers and counting the RFI. RFI samples are replaced by Constant values, the Threshold value, or Digital Noise which is decided by the Replacement mode control signal.



Figure 4.1 Block diagram of Histogram based Median computation method

Digital Noise is generated using Central Limit Theorem. Uniform Normal distribution is generated by Linear Feedback Shift Register (LFSR) of different polynomials, which are then added to generate Standard Normal distribution. This Standard Normal distribution is scaled according to the estimated Median and MAD of the input data.

Moreover, there are two counters for counting the data samples and RFI samples for the given time duration. Data count is incremented by one at every clock cycle, whereas the RFI count is only incremented when the RFI flag generated by the comparator block is high. There are two control signals: reset and hold. Reset is used to reset the counter and start counting from the zero value. The assertion of the Hold signal stops the counting, and the counting value is available at the output.

4.2 Implementation details

The block level diagram of Filter design is shown in Figure 4.2, and I/O interfaces of Threshold calculation, comparator, counters, and Filter blocks are described in table 4.2, 4.3, 4.4, and 4.5, respectively. There are four replacement modes, as discussed in section 4.1. Table 4.1 describes the control signals along with their description.



Figure 4.2 Block diagram of Filter design

Select line controls	Filtering Modes	Description
00	Bypass mode	Only flag is generated, RFI data is not filtered out
01	Constant replacement mode	RFI data is replaced by constant values i.e, 0
10	Threshold replacement mode	RFI data is replaced by Upper threshold value.
11	Digital Noise replacement	RFI data is replaced by Digital Noise which is generated by Digital Noise source.

Table 4.1 Filtering Replacement Modes

Table 4.2 VHDL interface of Threshold Calculation block

Signal	Description
clk	Input clock
rst	Active high, Synchronous reset
median [7 downto 0]	Input Median value
mad [7 downto 0]	Input MAD value
n [7 downto 0]	Input Threshold factor
Sigma [7 downto 0]	Output : Sigma = 1.4826*MAD
Lower_threshold [7 downto 0]	Output : LT = median - n*Sigma
Upper_threshold [7 downto 0]	Output : UT = median + n*Sigma

Table 4.3 VHDL interface of Comparator block

Signal	Description					
data_in [7 downto 0]	Input data					
Lower_threshold [7 downto 0]	Input Lower Threshold					
Upper_threshold [7 downto 0]	Input Upper Threshold					
data_out	Output RFI flag					

Signal	total_data_count	total_RFI_count
clk	Input clock	Input clock
rst	Active high, Synchronous reset	Active high, Synchronous reset
hold	Control signal for enable output	Control signal for enable output
data_in	-	Input RFI flag
out_total_count [31 downto 0]	Total data count value	Total RFI count value

Table 4.3 VHDL interface of RFI and Data counter block

Table 4.4 VHDL interface of RFI Filter block

Signal	Description
clk	Input clock
rst	Active high, Synchronous reset
hold	Control signal for enable counter output
median_valid	Input Median valid signal
mad_valid	Input MAD valid signal
data_in [7 downto 0]	Input data
select_line [1 downto 0]	Replacement mode control signal
median [7 downto 0]	Input Median value
mad [7 downto 0]	Input MAD value
n [7 downto 0]	Input Threshold factor
total_count [31 downto 0]	Output data count value
RFI_count [31 downto 0]	Output RFI count value
data_out [7 downto 0]	Filtered output
flag_out	Output RFI flag

4.3 Synthesis and Implementation

In this section, Synthesis and Implementation details are mentioned. Section 4.3.1 contains the FPGA Implementation view of the RFI Filter design. Timing and Area-Utilizations details of the Implemented design are discussed in 4.3.2 and 4.3.3, respectively.

4.3.1 Implementation View



Figure 4.3 FPGA Implementation view of RFI Filter

4.3.2 Timing details

As shown in Figure 4.4, the Filter design works on 238.095 MHz frequency without any STA violation.

Cl 	.ock S	ummar	су 											
Cloc	k Wa	vefor	cm (1	ns)	E	Period	(ns)		Fre	equency	(MHz)			
clk	{0	.000	2.3	100}	4	.200		-	238	3.095				
From (To (Clock: Clock:	clk clk												
Setup Hold PW	:		0 0 0	Failing Failing Failing	Endpoint Endpoint Endpoint	s, Wor s, Wor s, Wor	st Sl st Sl st Sl	lack lack lack		0.089ns, 0.025ns, 1.521ns,	Total Total Total	Violat: Violat: Violat:	ion ion ion	0.000ns 0.000ns 0.000ns

Figure 4.4 Timing report of FPGA implementation of Filter

4.3.3 Utilization details

Figure 4.5 gives an overall idea about resource utilization. Also, we can say that arithmetic inside the threshold calculation block infers the DSP block of FPGA, and there is a no register as a latch.

1. CLB Logic				
+	+	++		+
Site Type	Used	Fixed	Available	Util%
CLB LUTS	494	0	274080	0.18
LUT as Logic	469	0	274080	0.17
LUT as Memory	25	0	144000	0.02
LUT as Distributed RAM	0	0		
LUT as Shift Register	25	0		
CLB Registers	691	0	548160	0.13
Register as Flip Flop	691	0	548160	0.13
Register as Latch	0	0	548160	0.00
CARRY8	35	0	34260	0.10
F7 Muxes	5	0	137040	<0.01
F8 Muxes	0	0	68520	0.00
F9 Muxes	0	0	34260	0.00
T				

2. CLB Logic Distribution

_	_	_	_	_	_	-	_	-	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	

Site Type Used Fixed Available Util% CLB 151 0 34260 0.44 CLB 66 0 0 0.44 CLB 66 0 0 0.44 CLB 66 0 0 0.44 UT as Logic 469 0 274080 0.17 using 05 output only 1317 0 0 0 UT as Shirt Register 25 0 144000 0.02 UT as Shirt Register 25 0 144000 0.02 UT as Shirt Register 25 0 144000 0.02 UT as Shirt Register 25 0 14000 0.02 UT Flip Flop Pairs 248 0 274080 0.09 fully used LUT-FP pairs 90 100 100 100 UT-FP pairs with one unused LUT 157 100 100 100 Unique Control Sets 6 1000 100 1000 <						_+	_+		+	+
CLB 151 0 34260 0.44 CLBU 66 0 0 0 LUT as Logic 469 0 274080 0.17 using 05 output only 61 0 0 0 using 05 and 06 146 0 0 0 LUT as Shirt Register 25 0 144000 0.02 LUT as Shirt Register 25 0 144000 0.02 using 05 output only 0 0 0 0 0 using 05 output only 0 0 0 0 0 0 using 05 output only 0			Site Ty	pe	Used	Fix	ed	Available	Util% +	
CLBL 66 0 CLBM 85 0 LUT as Logic 469 0 274080 0.17 using 06 output only 317 using 06 output only 317 using 05 and 06 146 LUT as Memory 25 1UT as Memory 25 using 05 output only 0 using 06 dotput only 25 using 06 output only 25 using 05 and 06 0 LUT as Shift Register 26 using 06 output only 25 using 05 and 06 0 LUT-FF pairs with one unused LUT 157 LUT-FF pairs with one unused Flip Flop 114 Unique Control Sets - + + + + + + + + + + + + + + + + + +	CLB					, 151	i i	0	34260	
CLEM 85 0 274080 0.17 LUT as Logic 469 0 274080 0.17 using 05 output only 317 using 05 output only 317 using 05 and 06 146 LUT as Distributed RAM 0 0 using 05 output only 25 0 LUT as Shift Register 25 0 using 06 output only 25 UDT-FF pairs with one unused LUT 114 UDT-FF pairs with one unused Flip Flop 114 UDT-FF pairs with one unused Flip Flop 114 UDT-FF pairs with one unused Flip Flop 114 UDT-FF pairs Site Type Used Fixed Available Util% IDSP8 2 IDSP8 2 IDSP40	CLBL				66	1	0	I	l	
LUT as Logic 469 0 274080 0.17 using 05 output only 61 using 05 output only 317 using 05 and 06 146 UT as Memory 25 0 44000 0.02 LUT as Shift Register 25 0 using 05 output only 25 using 05 autput only 25 using 05 autput only 25 using 05 autput only 26 using 05 autput only 28 0 274080 0.09 fully used LUT-FF pairs 90 LUT-FF pairs with one unused LUT 157 Unique Control Sets 6 I DSPE 1 2 0 2520 0.08 DSP408E2 only <	CLBM				85	1	0	I	l i	
using OS output only 6 1 1 using OS output only 317 1 1 using OS and O6 146 1 1 LUT as Mamory 25 0 144000 0.02 LUT as Distributed RAM 0 0 1 1 using OS output only 0 1 1 1 using OS output only 25 0 1 1 using OS and O6 0 0 1 1 using OS output only 25 1 1 1 using OS and O6 0 0 1 1 UTF Fip Folzs with one unused LUT 157 1 1 LUT-FF pairs with one unused Flip Flop 114 1 1 Unique Control Sets 6 1 1 1 UTF-FF pairs with one unused V Functional Category 1 1 1 DSPS 2 0 2520 0.08 1 DSP46E2 only 2 1 1	LUT as Log	gic				469	1	0	274080	0.17
using O6 output only 317 LUT as Memory 25 0 144000 0.02 LUT as Distributed RAM 0 0 1 LUT as Shift Register 25 0 using O5 output only 0 0 using O5 output only 25 0 using O5 and O6 0 using O5 and O6 0 using O5 and O6 0 using O5 and O6 0 UDT=FF pairs with one unused LUT 157 UDiave Control Sets 6 + - + + DSPS 2 0 2520 0.08 DSP4082 only 2 IDT2 1201 CLB </td <td>using 05</td> <td>5 outpu</td> <td>t only</td> <td></td> <td></td> <td> 6</td> <td>1</td> <td></td> <td>l i i i i i i i i i i i i i i i i i i i</td> <td>l i</td>	using 05	5 outpu	t only			6	1		l i i i i i i i i i i i i i i i i i i i	l i
using 05 and 06 146 146 1 LUT as Mamory 25 0 144000 0.02 LUT as Shift Register 25 0 1 0.02 using 05 output only 0 0 1 1 using 05 output only 25 0 1 1 using 05 and 06 0 1 1 1 using 05 and 06 0 1 1 1 using 05 and 06 0 1 1 1 UTF Flip Flop Pairs 248 0 274080 0.09 fully used LUT-FF pairs with one unused LUT 157 1 1 UT-FF pairs with one unused Flip Flop 114 1 1 Unique Control Sets 6 1 1	using 06	5 outpu	t only			317	1		I	l i i
LUT as Memory 25 0 144000 0.02 LUT as Shift Register 25 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td< td=""><td>using O5</td><td>5 and 0</td><td>6</td><td></td><td></td><td> 146</td><td>1</td><td></td><td>l</td><td>l</td></td<>	using O5	5 and 0	6			146	1		l	l
LUT as Distributed RAM 0 0 0 LUT as Shift Register 25 0 0 using 05 output only 0 0 0 0 using 05 autput only 25 0 0 0 LUT-FF pairs with one unused LUT 157 1 1 Unique Control Sets 6 0 1	LUT as Mem	nory				25		0	144000	0.02
LUT as Shift Register 25 0 1 using 05 output only 0 25 1 using 05 and 06 0 0 1 LUT Filp Flop Pairs 248 0 274080 0.09 fully used LUT-FF pairs 90 1 1 1 LUT-FF pairs with one unused LUT 157 1 1 1 UT-FF pairs with one unused Flip Flop 114 1 1 1 UT-FF pairs with one unused Flip Flop 114 1 1 1 Untree Control Sets 6 1 1 1	LUT as I	Distrib	uted RA	М		0		0		
using OS output only 0 0 1 using OS and OG 0 0 1 LUT Flip Flop Pairs 248 0 274080 0.09 fully used LUT-FF pairs 90 1 1 1 1 LUT-FF pairs with one unused LUT 157 1 1 1 1 Unique Control Sets 6 1 1 1 1 1 *	LUT as S	Shift R	egister			25		0	1	
using O6 output only 25 1 1 using O5 and O6 0 0 1 LUT Flip Flop Pairs 248 0 274080 0.09 fully used LUT-FF pairs with one unused LUT 157 1 1 LUT-FF pairs with one unused LUT 157 1 1 Unique Control Sets 6 1 1	using	05 out	put onl	У		0			1	1
UBSING 05 and 00 0	using	06 out	put onl	У		25	1		1	
1 DUT FILP Flop Pairs 248 0 274080 0.09 1 LUT-FF pairs with one unused LUT 157 1 1 1 LUT-FF pairs with one unused Flip Flop 114 1 1 1 UUT-FF pairs with one unused Flip Flop 114 1 1 1 UUT-FF pairs with one unused Flip Flop 114 1 1 1 UUT-FF pairs with one unused Flip Flop 114 1 1 1 UUT-FF pairs with one unused Flip Flop 114 1 1 1 UUT-FF pairs with one unused Flip Flop 114 1 1 1 UUT-FF pairs with one unused Flip Flop 114 1 1 1 Unige Control Sets 6 1 1	using	05 and	06			0	1	~	074000	
IUT-FF pairs with one unused LUT 157 LUT-FF pairs with one unused Flip Flop 114 Unique Control Sets 6	LUT FILP F	ар Ра	IIS FF poi	20		248	-	0	2/4080	0.09
LUT-Tr pairs with one unused Flip Flop 114 I UUT-TF pairs with one unused Flip Flop 114 I Unique Control Sets 6	ן בעבבץ עפ דוות הה -	eu LUT	ith ore	T2	ד דדייי	1 90			1	1
Unique Control Sets 6 4. ARITHMETIC		airs w	ith one	unused	LUI Flin Flon	1 11/	-		1	1
4. ARITHMETIC	Unique Cor	trol 9	ate	unuseu	riip riop	1 114	1		1	1
4. ARITHMETIC						-+	। _+		۱ +	 +
DSPs 2 0 2520 0.08 DSP48E2 only 2 1 1 Primitives	Site Ty	ype	Used	Fixed	Availab	le Ut.	il% _			
DSP48E2 only 2 1 1 P. Primitives	DSPs	۲ ا	2	+	25	20 0	.08			
9. Primitives	DSP48E2	only	2	 +	 +	 +	 +			
Ref Name Used Functional Category ++ ++ + FDRE 575 Register LUT2 203 CLB LUT3 172 CLB LUT3 172 CLB FDSE 116 Register LUT6 107 CLB LUT4 91 CLB DBUF 73 I/O INBUF 39 I/O BUFCTRL 39 Others CARRY8 35 CLB LUT1 19 CLB MUXF7 5 CLB BUFGCE 1 Clcbk	9. Primitive	es +	.+		+					
FDRE 575 Register LUT2 203 CLB LUT3 172 CLB FDSE 116 Register LUT6 107 CLB LUT4 91 CLB DBUF 73 I/O INBUF 39 I/O IBUFCTRL 39 Others CARRY8 35 CLB LUT1 19 CLB LUT1 19 CLB MXXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	Ref Name	Used +	Funct	cional Ca	ategory					
LUT2 203 CLB LUT3 172 CLB FDSE 116 Register LUT6 107 CLB LUT4 91 CLB DBUF 73 I/O INBUF 39 I/O IBUFCTRL 39 Others CARRY8 35 CLB IUT5 23 CLB LUT1 19 CLB MUXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	FDRE	575	I.	Re	egister					
LUT3 172 CLB FDSE 116 Register LUT6 107 CLB LUT4 91 CLB OBUF 73 I/O INBUF 39 I/O IBUFCTRL 39 Others CARRY8 35 CLB SRL16E 25 CLB LUT1 19 CLB MUXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	LUT2	203	1		CLB					
FDSE 116 Register LUT6 107 CLB LUT4 91 CLB OBUF 73 I/O INBUF 39 I/O IBUFCTRL 39 Others CARRY8 35 CLB SRL16E 25 CLB LUT1 19 CLB MUXF7 5 CLB BUFGCE 1 Clock	LUT3	172	1		CLB					
LUT6 107 CLB LUT4 91 CLB OBUF 73 I/O INBUF 39 I/O IBUFCTRL 39 Others CARRY8 35 CLB SRL16E 25 CLB LUT5 23 CLB LUT1 19 CLB MUXF7 5 CLB BUFGCE 1 Clock	FDSE	116	I.	Re	egister					
LUT4 91 CLB OBUF 73 I/O INBUF 39 I/O IBUFCTRL 39 Others CARRY8 35 CLB SRL16E 25 CLB LUT5 23 CLB LUT1 19 CLB MUXF7 5 CLB BUFGCE 1 Clock	LUT6	107	1		CLB					
OBUF 73 I/O INBUF 39 I/O IBUFCTRL 39 Others CARRY8 35 CLB SRL16E 25 CLB LUT5 23 CLB LUT1 19 CLB MUXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	LUT4	91	I.		CLB					
INBUF 39 I/O IBUFCTRL 39 Others CARRY8 35 CLB SRL16E 25 CLB LUT5 23 CLB LUT1 19 CLB MUXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	OBUF	73	I.		I/0					
IBUFCTRL 39 Others CARRY8 35 CLB SRL16E 25 CLB LUT5 23 CLB LUT1 19 CLB MUXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	INBUF	INBUF 39 I/O								
CARRY8 35 CLB SRL16E 25 CLB LUT5 23 CLB LUT1 19 CLB MUXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	IBUFCTRL	IBUFCTRL 39 Others								
SRL16E 25 CLB LUT5 23 CLB LUT1 19 CLB MUXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	CARRY8	35	1		CLB					
LUTS 23 CLB LUT1 19 CLB MUXF7 5 CLB DSP48E2 2 Arithmetic BUFGCE 1 Clock	SRL16E	25	1		CLB					
I LOTI I 19 CLB MUXF7 5 CLB I DSP48E2 2 Arithmetic BUFGCE 1 Clock	LUT5	23	1		CLB					
DSP48E2 2 Arithmetic BUFGCE 1 Clock	LUTI	19	1		CLB					
DSF48E2 2 Aritnmetic BUFGCE 1 Clock	MUXE'/	1 5	1		CLB					
	DSP48EZ	Z		Arit	Clock					
		। ⊥ +	1 +		CIOCK					

Figure 4.5 Utilization report of FPGA implementation of RFI Filter

5.1 Algorithm

Figures 5.1 and 5.2 show that Median, MAD, or MoM computation blocks are integrated with the Filter block. Further, for storing the data block, RAM is being used. Up counter is used for providing the address for block RAM. In MAD-based filtering, data samples are buffered for two window cycles using two BRAMs, whereas, in MoM-based filtering, one BRAM is used for storing the data and another for MAD values.



Figure 5.1 Block diagram of MAD-based Filtering implementation

For MoM-based filtering, switching is required in the last MoM cycle to calculate the median of the MAD values. As discussed in 3.1, Control logic for switching is required. The multiplexer is used for selecting the proper data path, and select-lines for that are provided from control logic. The counter is used for counting the window cycles, and a high signal is asserted to select lines of two multiplexers.



Figure 5.2 Block diagram of MoM-based Filtering implementation

5.2 Implementation details

In table 5.1, the I/O interface of the top entity is described for both MAD and MoM-based Filter. As two median is computed inside the MAD computation, there is 2W window cycle initial latency. Also to buffer the data for 2W window cycle, buffer is used and is implemented using BRAM blocks inside the FPGA.

Signal	Description					
clk	Input clock					
rst	Active high, Synchronous reset					
hold	Control signal for enable counter output					
rst_ram2_counter	Active high, Synchronous reset for address generating counter of Block RAM2 which stores the MAD values					
rst_comp_median	Active high, Synchronous reset for comparator block of median					
rst_counter_median	Active high, Synchronous reset for counter block of median which generates reset signal for main accumulator and auxiliary accumulator					
rst_comp_mad	Active high, Synchronous reset for comparator block of mad					
rst_counter_mad	Active high, Synchronous reset for counter block of mad which generates reset signal for main accumulator and auxiliary accumulator					
rst_filter	Active high, Synchronous reset for filter block					
select_line [1 downto 0]	Replacement mode control signal					
n [7 downto 0]	Input Threshold factor					
data_in [7 downto 0]	Input data					
data_out [7 downto 0]	Filtered output					
total_count [31 downto 0]	Output data count value					
RFI_count [31 downto 0]	Output RFI count value					
flag_out	Output RFI flag					

Table 5.1 VHDL interface of MAD and MoM based RFI Filter

5.3 Synthesis and Implementation

In this section, Synthesis and Implementation details are mentioned. Section 5.3.1 contains the FPGA Implementation view of the MAD-based and MoM-based Filter. Moreover, the Timing and Area-Utilizations details of Implemented designs are discussed in 5.3.2 and 5.3.3, respectively.

5.3.1 Implementation View



Figure 5.3 FPGA Implementation view of MAD-based RFI Filter



Figure 5.4 FPGA Implementation view of MoM-based RFI Filter

5.3.2 Timing details

Figures 5.5 and 5.6 show that the MAD-based Filter design works on 240.964 MHz frequency and the MoM-based Filter design works on 238.095 MHz frequency without any STA violation on 16384 window size. Moreover, a comparison between both designs on different window sizes is shown in Table 5.2. From the table, we can see that delay is increasing by increasing the window size.

Cloc 	k Summa	ry 			
Clock	Wavefo	rm(ns)	Period(ns)	Frequency(MHz)	
clk	{0.000	2.075}	4.150	240.964	
From Cloo To Cloo	ck: clk ck: clk				
Setup : Hold : PW :		0 Failing End 0 Failing End 0 Failing End	points, Worst Slack points, Worst Slack points, Worst Slack	0.014ns, Total Violati 0.016ns, Total Violati 1.496ns, Total Violati	on 0.000ns on 0.000ns on 0.000ns

Figure 5.5 Timing report of FPGA implementation of MAD-based RFI Filter of 16k window

```
_____
| Clock Summary
| -----
    _____
Clock Waveform(ns)
                   Period(ns)
                                   Frequency(MHz)
_____
                      _____
                                    _____
clk {0.000 2.100}
                      4.200
                                   238.095
        _____
From Clock: clk
 To Clock: clk
Setup:0Failing Endpoints, Worst Slack0.004ns, Total Violation0.000nsHold:0Failing Endpoints, Worst Slack0.025ns, Total Violation0.000nsPW:0Failing Endpoints, Worst Slack1.521ns, Total Violation0.000ns
                                                         0.000ns
_____
                            _____
```

Figure 5.6 Timing report of FPGA implementation of MoM-based RFI Filter of 16k window

Window Size	Maximum Operating Frequency (MHz)						
Window Size	MAD Filter	MoM Filter					
1024	246.914	250					
2048	246.914	240.964					
4096	246.914	238.095					
8192	243.902	239.234					
16384	240.964	238.095					

Table 5.2 Frequency comparison of MAD and MoM based Filter on different window size

5.3.3 Utilization details

Figure 4.4 gives an overall idea about resource utilization. Also, we can say that arithmetic operations inside the threshold calculation block infer the DSP block of the FPGA, and there is no register as a latch.

1. CLB Logic					
+ I Site Type	+	+ Fixe	+ ed Av	ailable	++ Util%
+	+ I 6754	+ 	+ 0	274080	++ 2.46
LUT as Logic	6720	i i	0 1	274080	2.45
LUT as Memory	34	i –	0 1	144000	0.02
LUT as Distributed RAM	i 0	i –	0 1		
LUT as Shift Register	I 34	i i	0 1		i i
CLB Registers	16745	i i	0 1	548160	3.05
Register as Flip Flop	16745	i i	0 1	548160	3.05
Register as Latch	I 0	i i	0 1	548160	0.00
CARRY8	2603	i i	0 1	34260	7.60
F7 Muxes	I 5	i	0	137040	<0.01
F8 Muxes	I 0	i	0	68520	0.00
F9 Muxes	0	i	0	34260	0.00
+ Site Type	++	Used	+ Fixed	+ Availabl	+ e Util%
+	+	+	+	+	+
I CLBI		3655		3426	0 10.6/
I CLBM		1896	0	1	1
LUT as Logic	Í	6720	0	27408	0 2.45
using O5 output only		517	l	1	
using O6 output only		2353			
LUT as Memory		3050	I 0	1 14400	
LUT as Distributed RAM	i i	0	i õ		1
LUT as Shift Register	Í	24	0	1	1
		24	0	1	
using 05 output only		0			
using O5 output only using O6 output only		0 34		1	
<pre> using O5 output only using O6 output only using O5 and O6 LUT Flip Flop Pairs</pre>		0 34 0 1749		 27408	 0 0.64
<pre> using O5 output only using O6 output only using O5 and O6 LUT Flip Flop Pairs fully used LUT-FF pairs</pre>		0 34 0 1749 145		 27408 	0 0.64
<pre> using 05 output only using 06 output only using 05 and 06 LUT Flip Flop Pairs fully used LUT-FF pairs LUT-FF pairs with one unused LU</pre>	י ו ו ז ד	0 34 0 1749 145 1593	 	 27408 	0 0.64
<pre> using 05 output only using 06 output only using 05 and 06 LUT Flip Flop Pairs fully used LUT-FF pairs LUT-FF pairs with one unused LU LUT-FF pairs with one unused Fl</pre>	I I I I I I I I I I I I I I I I I I I	0 34 0 1749 145 1593 1564		 27408 	0 0.64

3. BLOCKRAM

+		+	+		+	++				
Site Type		Usec +	l Fixe -+	d	Available +	Util% .++				
Block RAM Til	.e	8	3	0	912	0.88				
RAMB36/FIFC)*	8	3	0	912	0.88				
RAMB36E2	only	3 1 (3)	0	 1824					
+		+	+		+	++				
4. ARITHMETIC										
+ Site Type	+ זן	Jsed	Fixed	·+- 	Available	+ Util%				
+	+	+	+	+-	+	+				
DSP48E2 on	ly	2		÷	2320	0.00				
+	+		+	+-	+	+				
9. Primitive	es									
.	L					±				
l Ref Name	II¢	ed I	Funct	i	onal Cate					
+	+	+				+				
FDRE	166	29			Regi	ster				
LUT2	, 79	75			2	CLB				
CARRY8	26	03				CLB				
LUT1	10	47				CLB				
LUT6	9	35				CLB				
LUT3	2	28				CLB				
LUT4	2	202				CLB				
LUT5	1	.83				CLB				
FDSE	1	.16 i			Regi	ster				
OBUF		73 i			2	I/0				
SRL16E		34 i				CLB				
INBUF		27 i				I/O				
IBUFCTRL		27 i			Otl	hers				
RAMB36E2		8 1	Block Ram							
MUXF7		5 i				CLB I				
DSP48E2	I	2 1	Arithmetic L							
BUFGCE	i	1 1			C	lock				
+	+	+				+				

Figure 5.7 Utilization report of FPGA implementation of MAD-based RFI Filter

1. CLB Logic

Site Type	Used	Fixed	Available	Util%
CLB LUTS	6811	0	274080	2.49
LUT as Logic	6769	0	274080	2.47
LUT as Memory	42	0	144000	0.03
LUT as Distributed RAM	0	0	1	1
LUT as Shift Register	42	0	I	I
CLB Registers	16779	0	548160	3.06
Register as Flip Flop	16779	I 0	548160	3.06
Register as Latch	0	I 0	548160	0.00
CARRY8	2607	0	34260	7.61
F7 Muxes	5	0	137040	<0.01
F8 Muxes	0	0	68520	0.00
F9 Muxes	0	I 0	34260	0.00
. CLB Logic Distribution	·	+	+	+
Site Turo	+-	used Fi	+	+

Site Type	Used	Fixed	Available	Uti
CLB	3637	0	34260	10.
CLBL	1721	0	1	1
CLBM	1916	0	1	l i
LUT as Logic	6769	0	274080	2.4
using O5 output only	523	1	1	l i
using O6 output only	2390	1	1	l i
using O5 and O6	3856	1	1	l i
LUT as Memory	42	I 0	144000	0.
LUT as Distributed RAM	0	I 0	1	l i
LUT as Shift Register	42	I 0	1	l i
using O5 output only	0	1	1	l i
using O6 output only	42	1	1	l i
using O5 and O6	0	1	1	l i
LUT Flip Flop Pairs	1779	0	274080	0.
fully used LUT-FF pairs	151	1	1	l i
LUT-FF pairs with one unused LUT	1621	1	1	l i
LUT-FF pairs with one unused Flip Flop	1597	1	1	l i
Unique Control Sets	532	1	1	l i

3. BLOCKRAM

| Site Type | Used | Fixed | Available | Util% |

 | Block RAM Tile
 8 |
 0 |
 912 |
 0.88 |

 | RAMB36/FIFO*
 8 |
 0 |
 912 |
 0.88 |

 | RAMB36E2 only
 8 |
 0 |
 912 |
 0.88 |

 | RAMB36E2 only
 8 |
 |
 |
 |

 | RAMB18
 0 |
 0 |
 1824 |
 0.00 |

 4. ARITHMETIC _____ +----+ | Site Type | Used | Fixed | Available | Util% | +----+ | DSPs | 2 | 0 | 2520 | 0.08 | | DSP48E2 only | 2 | | | Primitives _____ +-----+ | Ref Name | Used | Functional Category | | FDRE | 16663 | | LUT2 | 7983 | | CARRY8 | 2607 | | LUT1 | 1048 | Register | CLB | CLB | CLB |

1 N - 1	TOIT		1010			
L.	LUT6	1	947	L	CLB	I
L.	LUT3	1	233	L	CLB	I
L.	LUT4	1	221	L	CLB	I
L.	LUT5	1	193	L	CLB	I
L.	FDSE	1	116	L	Register	I
L.	OBUF	1	73	L	I/O	I
L.	SRL16E	1	42	L	CLB	I
L.	INBUF	1	27	L	I/0	I
L.	IBUFCTRL	1	27	L	Others	I
L.	RAMB36E2	1	8	L	Block Ram	I
L.	MUXF7	1	5	L	CLB	I
L.	DSP48E2	1	2	L	Arithmetic	I
I.	BUFGCE	1	1	L	Clock	I
+-		+-		+-		+

Figure 5.8 Utilization report of FPGA implementation of MoM-based RFI Filter

5.4 Verification Environment

For all the designs, functional verification has been carried out. The Golden model for functional verification has been implemented in MATLAB.

For VHDL design, all the parameters, like threshold factor, replacement mode, window size, etc., are declared in the VHDL testbench. The testbench is capable of reading and writing text files. The same file generates stimulus using the input text file, i.e., raw voltage data for the DUT - Design Under Test block. The DUT block consists of the main design file. Output is generated by the DUT block using behavioral simulation, which is faded to testbench for converting the text file. The block diagram of the Verification Environment is shown in figure 5.9.



Figure 5.9 Verification Environment used for Functional Verification

The- diff command compares both files generated by the Golden reference model and DUT. There are some mismatches in comparison because MATLAB works on full precision values, whereas VHDL works only on integer values.

Further, Functional Coverage is carried out of all the RAW Voltage data using the System Verilog script. The result of Functional Coverage is shown in Figure 5.10.

```
# run 16300ns
                                        # run 4194305ns
Functional Coverage of data16300 is
                                        Functional Coverage of B3_C11 is
Coverage = 76.562500
                                        Coverage = 100.000000
# run 327681ns
                                        # run 4194305ns
Functional Coverage of c11A is
                                        Functional Coverage of B4 C11 is
Coverage = 100.000000
                                        Coverage = 96.875000
# run 1632401ns
                                        # run 4194305ns
Functional Coverage of lus is
                                        Functional Coverage of B4 C12 is
Coverage = 100.000000
                                        Coverage = 100.000000
# run 4194305ns
                                        # run 4194305ns
Functional Coverage of B2_C11 is
                                        Functional Coverage of B5 C12 is
Coverage = 100.000000
                                        Coverage = 100.000000
                                        # run 4194305ns
# run 4194305ns
                                        Functional Coverage of B5 C11 is
Functional Coverage of B2 C12 is
                                        Coverage = 100.000000
Coverage = 100.000000
# run 4194305ns
Functional Coverage of B3 C12 is
Coverage = 100.000000
```

Figure 5.10 Functional Coverage result of GMRT RAW Voltage data samples

5.5 Results

In the following section, the result of MAD-based filtering and MoM-based filtering is shown. A comparison between original data and output of VHDL designs has been carried out, and MATLAB overlay plots have been plotted. The unfiltered signal is shown in red, and its filtered output is shown in green. The result of 1k window size is shown with different threshold factors, i.e., 1, 2, 3 and 3σ filtering with all the replacement modes.

5.5.1 MAD based filtering plots







Figure 5.11 Filter output of MAD-based RFI Filter

5.5.2 MoM based filtering plots

The result of MoM-based RFI filter design is shown in figure 5.12. As discussed in section 3.1, the value of corresponding MoM value is applied in the following MoM cycle. So, initial latency has been found during the first MoM cycle. This fact is clearly seen in the below figure.





Figure 5.12 Filter output of MoM-based RFI Filter

5.5.3 Functional Verification

As discussed in section 5.4, Functional verification is carried out by comparing the result of the VHDL design and the golden reference-MATLAB. The overlay plot is shown in figure 5.13. The plots look almost similar. There are some mismatches in comparison because MATLAB works on full precision values, whereas VHDL works only on integer values.



Figure 5.13 Functional Verification of VHDL implementation with golden model-MATLAB

6.1 Algorithm

The power detection technique uses power domain signals for detecting RFI samples. The sample values in the voltage domain are squared and accumulated. Accumulating samples improves the detection performance, reduces noise variance, and makes the RFI samples distinct.

The detector operates on chi-squared distribution (sum of the square of Gaussian distributed samples). The squaring and accumulation operation on the data results in a central chi-square distribution whose mean and variance depend on the voltage domain data and the number of samples accumulated.



Figure 6.1 Block diagram of Filtering in Power domain

The relationship between the mean and standard deviation in the chi-square domain as computed from the respective mean and standard deviation in the time-domain is given by

$$\mu_{\rm p} = n\sigma^2$$

$$\sigma_{\rm p} = \sqrt{(2n)\sigma^2}$$

Threshold in terms of μ_p and σ_p

Threshold =
$$\lambda * \sigma^2 (n + \sqrt{2n})$$

If the accumulation of square values for subwindow size is greater than the threshold value, then it is detected as RFI, and the entire block of subwindow size samples is flagged as RFI.

6.2 Implementation details

Table 6.1 describes the I/O interface of the top entity for RFI Filter design in the Power domain. Moreover, squares of data samples are getting accumulated and then being replaced based on threshold comparison, there is a need of buffering the data till sub-window cycles and that is being done by BRAM inside the FPGA.

Signal	Description
clk	Input clock
rst	Active high, Synchronous reset
hold	Control signal for enable counter output
rst_sub_win_count	Active high, Synchronous reset for counter block which generates reset signal for main accumulator and auxiliary accumulator
rst_addr_count	Active high, Synchronous reset for RAM address generating counter
rst_counter	Active high, Synchronous reset for counter
median_valid	Input Median valid signal
mad_valid	Input MAD valid signal
data_in [7 downto 0]	Input data
select_line [1 downto 0]	Replacement mode control signal
median [7 downto 0]	Input Median value
mad [7 downto 0]	Input MAD value
scaling_factor [7 downto 0]	Input Scaling factor
total_count [31 downto 0]	Output data count value
RFI_count [31 downto 0]	Output RFI count value
data_out [7 downto 0]	Filtered output
flag_out	Output RFI flag

Table 6.1 VHDL interface of RFI Filter in Power domain

6.3 Synthesis and Implementation

In this section, Synthesis and Implementation details are mentioned. Section 6.3.1 contains the FPGA Implementation view of the RFI Filter design in the power domain. Timing and Area-Utilizations details of the Implemented design are discussed in 6.3.2 and 6.3.3, respectively.

6.3.1 Implementation View



Figure 6.2 FPGA Implementation view of MAD based RFI Filter in Power domain

6.3.2 Timing details

Figure 6.3 shows that the Filter design works on 264.550 MHz frequency without any STA violation.

```
_____
| Clock Summary
| -----
                            Period(ns) Frequency(MHz)
Clock Waveform(ns)
____
       _____
clk
      \{0.000 \ 2.100\}
                              4.200
                                                 238.095
_____
                _____
                                                                 _____
From Clock: clk
 To Clock: clk
               0Failing Endpoints, Worst Slack0.070ns, Total Violation0Failing Endpoints, Worst Slack0.019ns, Total Violation0Failing Endpoints, Worst Slack1.521ns, Total Violation
Setup :
                                                                                 0.000ns
Hold :
                                                                                 0.000ns
PW
                                                                                 0.000ns
    :
```

Figure 6.3 Timing report of FPGA implementation of MAD-based Power domain Filter

6.3.3 Utilization details

Figure 6.4 gives an overall idea about resource utilization. Also, we can say that arithmetic operations inside the threshold calculation block infer the DSP block of the FPGA, and there is no register as a latch. Moreover, subwindow size data buffers infer RAMB18.

1. CLB Logic				
+ Site Type	Used	+ Fixed	+ Available	++ Util%
CLB LUTS	6583	, I 0	274080	2.40
LUT as Logic	6559	0	274080	2.39
LUT as Memory	24	0	144000	0.02
LUT as Distributed RAM	0	0		
LUT as Shift Register	24	0		
CLB Registers	8021	0	548160	1.46
Register as Flip Flop	8021	0	548160	1.46
Register as Latch	0	0	548160	0.00
CARRY8	1061	0	34260	3.10
F7 Muxes	7	0	137040	<0.01
F8 Muxes	0	0	68520	0.00
F9 Muxes	0	0	34260	0.00

2. CLB Logic Distribution

+	++	+4	+	++
Site Type	Used	Fixed	Available	Util%
	2218	0	34260	6.47
CLBL	1069	0		
CLBM	1149	0		
LUT as Logic	6559	0	274080	2.39
using O5 output only	531			
using O6 output only	3632			
using O5 and O6	2396			
LUT as Memory	24	0	144000	0.02
LUT as Distributed RAM	0	0		
LUT as Shift Register	24	0		
using 05 output only	0			
using O6 output only	24			
using 05 and 06	0			
LUT Flip Flop Pairs	4279	0	274080	1.56
fully used LUT-FF pairs	2225			
LUT-FF pairs with one unused LUT	2036			
LUT-FF pairs with one unused Flip Flop	2015			i i
Unique Control Sets	534			
+	++			·+

3. BLOCKRAM

+		+-		-+-		-+-		-+-		+
i	Site Type	i	Used	i	Fixed	i	Available	Ì	Util%	i
+		+-		-+-		+		-+-		+
L	Block RAM Tile	T	2.5	T	0	I	912	I	0.27	I
L	RAMB36/FIFO*	T	2	I	0	T	912	I	0.22	I
L	RAMB36E2 only	T	2	I		I		I		I
L	RAMB18	I	1	I	0	I	1824		0.05	I
I	RAMB18E2 only	T	1	I		I		I		I
+		+-		-+-		+		-+-		+

4. ARITHMETIC

Site Type	+ Used	Fixed	Available	+ Util%
DSPs DSP48E2 only	3 3	0 	2520 	0.12
+	+	++	+	+

9. Primitives

++	+	++
Ref Name	Used	Functional Category
+	+	++
FDRE	7905	Register
LUT6	2401	CLB
LUT2	1805	CLB
LUT4	1556	CLB
LUT5	1341	CLB
LUT3	1317	CLB
CARRY8	1061	CLB
LUT1	535	CLB
FDSE	116	Register
OBUF	73	I/O
INBUF	30	I/O
IBUFCTRL	30	Others
SRL16E	24	CLB
MUXF7	7	CLB
DSP48E2	3	Arithmetic
RAMB36E2	2	Block Ram
RAMB18E2	1	Block Ram
BUFGCE	1	Clock
++	+	++

Figure 6.4 Utilization report of FPGA implementation of MAD-based Power domain Filter

Conclusion and Future Scope

MAD-based RFI filtering algorithm is implemented using VHDL on the Xilinx Kintex Ultrascale FPGA device. Different variants like MoM-based filtering and Power domain filtering are also implemented. By comparing the results of VHDL designs with MATLAB golden reference, we can see minor differences in the output values because MATLAB works on full precision, whereas VHDL works on integer values. All the designs are working on 238 to 300 MHz synthesis frequency.

References

[1] https://en.wikipedia.org/wiki/Giant_Metrewave_Radio_Telescope

[2] https://public.nrao.edu/telescopes/radio-frequency-interference/

[3] https://github.com/casper-astro/hdl_devel/wiki/Verilog-coding-guidelines

[4] K. D. Buch, Y. Gupta, S. Bhatporia, S. Nalawade, K. Naik and B. Ajithkumar, "Real-time RFI excision for the GMRT wideband correlator," 2016 Radio Frequency Interference (RFI), 2016, pp. 11-15, doi: 10.1109/RFINT.2016.7833523.

[5] Buch, Kaushal & Naik, Kishor & Nalawade, Swapnil & Bhatporia, Shruti & Gupta, Yashwant & Ajithkumar, B. (2019). Real-time Implementation of MAD-based RFI Excision on FPGA. Journal of Astronomical Instrumentation. 08. 10.1142/S2251171719400063.

[6] Buch, Kaushal & Gupta, Yashwant & Kumar, B. (2014). Variable Correlation Digital Noise Source on FPGA — A Versatile Tool for Debugging Radio Telescope Backends. Journal of Astronomical Instrumentation. 03. 1450007. 10.1142/S225117171450007X.

[7] Chu, P. & Jones, R. [1999] Design techniques of FPGA based random number generator, Military and Programmable Logic Devices (MAPLD) Conf., pp. 1–6.

[8] https://casper.astro.berkeley.edu/wiki/Tutorial_-_Noise_Source

[9] https://web.mit.edu/6.111/volume2/www/f2019/handouts/labs/lab3_19/rom_vivado.html

[10] https://vlsiverify.com/system-verilog/functional-coverage/functional-coverage

A.1 Generics value to be define in top entity

Generic name	Value	Description
data_width	8	8 bit signed integer data
reg_width	10 to 14	Window size varies from 1024 to 16384
count_width	32	Counter width
mode_select	2	4 different filtering options

Table A.1 Generic Description

A.2 Datasets used for testing

Category	Name	Data length	Data length (condensed)		
Small Samula data	data16300.txt	16300	16 KB		
Small Sample data	c11A.txt	327680	320 KB		
Simulator data	1us.txt	1632256	1.5 MB		
Dand 2 Antonna Data	B2_C11_1.txt	4194304	4 MB		
Band 2 Antenna Data	B2_C12_1.txt	4194304	5 MB		
David 2 Automa Data	B3_C11_1.txt	4194304	6 MB		
Band 3 Antenna Data	B3_C12_1.txt	4194304	7 MB		
Dan 1.4 Antanna Data	B4_C11_1.txt	4194304	8 MB		
Band 4 Antenna Data	B4_C12_1.txt	4194304	9 MB		
Dan 15 Antanna Data	B5_C11_1.txt	4194304	10 MB		
Band 5 Antenna Data	B5_C12_1.txt	4194304	11 MB		
	4bit_C01_short.txt	327680	320 KB		
4 Bit Data	4bit_C01.txt	16384000	16 MB		
	4bit_C11.txt	16384002	16 MB		
Long Data for MOM	1g.txt	449998848	430 MB		
Long Data for MOM	2g.txt	999997440	953 MB		

Table A.2 Details of Datasets used for testing